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“Positioning is like oil drilling. Close is not good enough.”
unknown author

Abstract
A satellite navigation system (like GPS) allows an user to determine its
own position everywhere and anytime on Earth. The process of calculating
the position is relatively simple (use of trilateration). The main issue is to
obtain and decode the transmitted information and to estimate accurately
the Time Of Arrival (TOA) of the signals as they lie below the thermal
noise floor. A technique called spread-spectrum has been applied for the
transmission of these signals that distributes a narrow-band signal over a
large bandwidth with the help of spreading codes. In the receiver, these
known sequences (one for every satellite) are re-generated and correlated
with the incoming signal. As the satellites are moving, the signals undergo
additionally a Doppler frequency shift that also has to be compensated in
the receiver. These correlation processes require a huge number of opera-
tions which make them difficult to be executed in software.
Current microprocessors and mobile devices (like smartphones and mobile
computers) offer more and more processing power and system resources.
Therefore, the interest in software receivers increased during the last years
as they offer a great level of flexibility and allow a low-cost implementation
with few additional components.
The aim of this thesis is to develop and implement a real-time software
receiver on a general purpose microprocessor. This includes an extensive
study of the current state-of-the-art and the development and the imple-
mentation of a new signal processing baseband architecture. The require-
ments and the performance are finally evaluated with simulated and real
signals.
Keywords: Satellite navigation, GPS, GNSS, software receiver, real-time,
microprocessor, batch processing, baseband architecture.
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Chapter 1
Introduction
This chapter puts the performed work in a global context and gives some
information about the organization of the document.
The first section of this chapter explains the background and the context
for developing and implementing a real-time software receiver on a general
purpose microprocessor (Section 1.1). Then, a short introduction to the
different Global Navigation Satellite System (GNSS) is given (Section 1.2),
followed by an outline of this thesis with the description of the different
chapters (Section 1.3). The last section gives an overview of the publica-
tions made during the research activities (Section 1.4).
Even though the final solution focuses on GPS, the other GNSS are nev-
ertheless presented for completeness as most of the presented algorithms
could be adopted to them.
1
2 1.1. Context and background
1.1 Context and background
Research activities at the Electronic and Signal Processing LABoratory
(ESPLAB) of the Institute of Microtechnology (IMT) in the domain of
GNSS started back in 1997 with a project in collaboration with Asulab
(http://www.asulab.com), the research and development laboratory of the
Swatch Group (http://www.swatchgroup.com). The goal of the project
was to design an Integrated Circuit (IC) of a Global Positioning System
(GPS) receiver that could be embedded into a watch. The objective of the
project was achieved, but unfortunately, the watch was never commercial-
ized.
Since then, several research projects were carried out in the field of GNSS,
among others a dual-frequency GPS L1/L2 receiver and a Galileo receiver
for Search And Rescue (SAR) applications. This allowed our research
team to develop a deep and funded know-how of the different fields in
GNSS development, among others the design of specific and optimized
Radio Frequency (RF) front-ends and the optimized implementation of
the baseband processing on Field Programmable Gate Array (FPGA) and
embedded systems.
In 2007, the ESPLAB was contacted by u-blox (http://www.u-blox.com)
for developing and implementing a real-time capable software receiver on a
general purpose microprocessor. The goal of the project was to investigate
the feasibility of running a complete GPS L1 (and eventually Galileo) re-
ceiver in software with the same performance as a commercial (hardware)
receiver. If this study was successful, the new solution was foreseen to be
implemented in software. Even though it looked not so complicated in the
beginning, some challenges were quickly identified. One of them consisted
in the fact that – by the time – all the developed receivers at ESPLAB
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did the most computational demanding operations on a FPGA. If the well
known and proven architectures were just “copied” to software, a real-time
implementation would not be possible (see Section 3.6 for more details).
But nevertheless, some other institutes and research teams had already
shown – at that time – running solutions (even though sometimes quite
limited) of software receivers proving that there were possibilities and a
huge research potential.
1.2 Satellite navigation
Satellite navigation is a method using a GNSS to accurately identify the
position and the time anywhere on Earth. With the help of a GNSS, the
following values can be determined with the following accuracy [1]:
1. Exact position (longitude, latitude, and altitude) with an accuracy
of between 20 m and approximately 1 mm.
2. Exact time (Universal Time Coordinated (UTC)) with an accuracy
of between 60 ns to approximately 3 · 10−13 s.
This section will give a very short overview of the different satellite naviga-
tion systems. It begins with a short history of how everything started and
what were the predecessors of the current systems. Then, a short overview
of the systems that are currently available and planned for the near future
is given. The different systems are very briefly presented without going
into technical details.
4 1.2. Satellite navigation
1.2.1 History
Where on Earth am I? The need for knowing his own position has been
present ever since the human being started to explore the world.
Early predecessors of satellite navigation systems are the ground based
DECCA, LOng RAnge Navigation (LORAN), and Omega systems which
use terrestrial longwave radio transmitters instead of satellites. These po-
sitioning systems broadcast a radio pulse from a known “master” location,
followed by repeated pulsed from a number of “slave” stations. The delay
between the reception and sending of the signal at the slaves was carefully
controlled, allowing the receivers to compare the delay between reception
and the delay between sending. From this the distance to each of the slaves
could be determined, providing a position fix.
The first satellite based navigation system was Transit (also known as
Navy Navigation Satellite System (NAVSAT)), a system deployed by the
U.S. military in the 1960s. Transit’s operation was based on the Doppler
effect: the satellites traveled on well-known paths and broadcasted their
signals on a well known frequency. The received frequency slightly differs
from the broadcast frequency because of the movement of the satellite with
respect to the receiver. By monitoring this frequency shift over a short time
interval, the receiver could determine its location to one side or the other
of the satellite, and several such measurements combined with a precise
knowledge of the satellite’s orbit could determine a particular position.
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1.2.2 Overview of satellite navigation systems
The domain of satellite navigation is evolving today at a high pace. At
the time of writing this thesis, the United States NAVSTAR GPS is an-
nounced to be modernized with new modulations and services, the Russian
GLObal NAvigation Satellite System (GLONASS) is in the process of be-
ing restored to full operation, the European Union’s Galileo is foreseen to
be operational in early 2014, and the People’s Republic of China has indi-
cated it will expand its regional Beidou navigation system into the global
Compass navigation system by 2015.
Table 1.1 shows a comparison of the different GNSS systems.
GPS GLONASS Galileo Compass
Country United
States
Russia Europe China
Channel
access
CDMA FDMA CDMA CDMA
Orbital
height
20’200km 19’100km 23’222km 21’150km
Period 12.0h 11.3h 14.1h 12.6h
Satellites > 24 > 20 > 27 > 30
Status operational operational,
CDMA in
preparation
in
preparation
in
preparation
Table 1.1: Overview of GNSS systems
1.2.3 GPS
GPS was created and realized by the U.S. Department of Defense (DoD)
in 1973. It consists of up to 32 Medium Earth Orbit (MEO) satellites in
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six different orbital planes, with the exact number of satellites varying as
older satellites are retired and replaced. Operational since 1987 and glob-
ally available since 1994, GPS is currently the world’s most utilized satellite
navigation system (civilian and military use). All satellites have highly syn-
chronized on-board Rubidium or Cesium atomic clocks as a frequency refer-
ence and broadcast Code Division Multiple Access (CDMA) ranging codes
and navigation data currently on three frequencies, L1 (1575.42 MHz), L2
(1227.6 MHz), and L5 (1176.45 MHz), depending on the satellite genera-
tion. Every satellite has its own ranging code with low cross-correlation
properties, but all satellites transmit on the same carrier frequencies (L1
and L2 or L1, L2 and L5).
As the system is already operational for almost 25 years, some moderniza-
tions are planned. One of the main objective of the next GPS moderniza-
tion is the improvement of the quality of the civilian service by providing
additional signals with new modulation types. It is planned to a modern-
ized L1C/A signal which will be called L1C (see [2] for more details).
The signal characteristics are given in Section 2.2.
For details about the GPS system, please refer to the numerous textbooks,
e.g., [3] and [4].
1.2.4 GLONASS
The GLONASS program was first started by the former Soviet Union, and
is today under the jurisdiction of the Commonwealth of Independent States
(CIS). The first three test-satellites were launched into orbit on October 12,
1982. GLONASS has been a fully functional navigation constellation but
since the collapse of the Soviet Union it has fallen into disrepair, leading to
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gaps in coverage and only partial availability. The Russian Federation has
pledged to restore it to fully global availability with the help of India, who
is participating in the restoration project. By April 2010, it is practically
restored (21 out of 24 satellites are operational).
The biggest difference compared to the GPS (or also to the Galileo) system
is that the channel access method is based on Frequency Division Multi-
ple Access (FDMA), i.e., every satellite sends exactly the same code but
on a different frequency. On the next generation of GLONASS satellites
(GLONASS-K), also a CDMA signal is foreseen to be broadcasted [5].
More details can be found in [1] and directly on the homepage of the Federal
Space Agency Information-Analytical Centre [6].
1.2.5 Galileo
The European Union (EU) and the European Space Agency (ESA) agreed
on March 2002 to introduce their own alternative to GPS, called the Galileo
positioning system, today scheduled to be working in 2014 [7]. The first
validation satellite was launched on 28 December 2005 (GIOVE-A) and
currently, two Galileo In-Orbit Validation Element (GIOVE) are available.
The program took several delays, mainly because of financial questions.
The Galileo system is expected to improve the precision of the user position
(for the open service a precision of approximately 4 to 15 m is expected)
[1]. This is achieved through the application of a new modulation type,
called Binary Offset Carrier (BOC) and Multiplexed Binary Offset Carrier
(MBOC).
For details about the Galileo system, please refer to the numerous textbook,
e.g., [3] and [8].
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1.2.6 Compass
China has indicated they intend to expand their regional navigation system,
called Beidou or Big Dipper, into a global navigation system; a program
that has been called Compass in China’s official news agency Xinhua. The
Compass system is proposed to utilize 30 MEO satellites and five geosta-
tionary satellites. Having announced they are willing to cooperate with
other countries in Compass’ creation, it is unclear how this proposed pro-
gram impacts China’s commitment to the Galileo system (China joined in
2003 the Galileo project).
1.3 Thesis outline
This section will give a short outline of the document. The main objec-
tive of this thesis was to develop and implement a real-time capable soft-
ware receiver on a general purpose microprocessor. For this mean, a com-
pletely new GNSS receiver architecture has been developed, implemented
and tested.
Chapter 2 presents a short and general introduction to GPS receivers. This
includes the description of the classical architecture of a GNSS receiver, the
GPS signal characteristics and the different baseband processing blocks. A
short section about calculating the user position is given at the end.
Chapter 3 introduces the term software receiver by first giving a short
historical overview of the most important development milestones and by
describing the importance and the impact of the new concept, together with
a definition of the term software receiver that will be used in this thesis.
Some of the main challenges when developing a software receiver are given
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afterwards and the last section covers the existing solutions (algorithms
and processing methods), also with respect to the needed computational
power.
Chapter 4 presents the new architecture of the software receiver that was
developed during the work. This includes a discussion about where to split
the receiver architecture between hardware and software and the result-
ing consequences. The new architecture and the algorithms are afterwards
described in greater detail and ultimately, the final software receiver archi-
tecture is presented.
Chapter 5 presents the implementation of the architecture described in
Chapter 4. The different elements and blocks are described in more detail,
together with the whole environment that is necessary to run a software
receiver on a standard microprocessor.
Chapter 6 presents the tests and the results of the implementation de-
scribed in Chapter 5. This includes the test setup and the description of
the different tests, but also the limitations of the current implementation.
At the end of that chapter, the results for the accuracy and the requirement
tests are presented.
Finally, Chapter 7 concludes the thesis.
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Chapter 2
Introduction to GPS
receivers
2.1 Introduction
This chapter describes the classical architecture of a GNSS receiver, start-
ing with the signal characteristics of the GPS system and then going
through the different baseband processing units. The chapter will be closed
with a short description of the methods for calculating the position. Most
of the information is extracted from [3] and [9]. Further details can be
found in the above mentioned references and in [4], [8], [10], and [11].
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2.2 GPS signal characteristics
In this section, the properties of the GPS satellite signals are described,
including frequency assignments, modulation format, and a short overview
of the content of the navigation data.
The GPS signals are transmitted currently on three radio frequencies on
the Ultra High Frequency (UHF) band [12]. These frequencies are referred
to as L1, L2, and L5 and are derived from a common frequency, f0 = 10.23
MHz, as given in Equation 2.1.
fL1 = 154 · f0 = 1575.42 MHz
fL2 = 120 · f0 = 1227.60 MHz
fL5 = 115 · f0 = 1176.45 MHz
(2.1)
Two other frequencies have been proposed to extend and improve the sys-
tem. This consists of the frequency L3 (1381.05 MHz) used by the Nuclear
Detonation (NUDET) Detection System Payload (NDS) to detect signals of
nuclear detonations and other high-energy infrared events and L4 (1379.913
MHz) for additional ionospheric corrections. In this document, only the
L1 frequency will be considered.
The GPS L1 signal that will be transmitted by the satellites is composed
of the three components given in Table 2.1.
The Coarse Acquisition (C/A) code is a sequence of 1023 chips (a chip
corresponds to a bit but is called chip to emphasize that it does not hold
any information). The code is repeated each millisecond giving a chipping
rate of 1.023 MHz.
The encrypted P(Y) code is a longer code (more than 242 chips) with a
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Component Description
Carrier The carrier wave with the frequencies fL1 as de-scribed in Equation 2.1.
Spreading sequence Each satellite has two unique spreading sequencesor codes (C/A and P(Y)) as described below.
Navigation data
The navigation data contains information regard-
ing satellite orbits and transmission time and has
a bit rate of 50 bps. This information is uploaded
to all satellites from the ground stations in the
GPS control segment.
Table 2.1: Components forming the GPS signal
chipping rate of 10.23 MHz. It repeats itself each week starting at Satur-
day/Sunday midnight (which is the beginning of the GPS week).
The C/A code is only modulated onto the L1 carrier while the P(Y) code
is modulated onto both the L1 and L2 carrier. The aforementioned mod-
ulation method is illustrated in Figure 2.1.
L1 carrier (1575.42 MHz)
L2 carrier (1227.6 MHz)
C/A code (1.023 MHz)
Navigation data (50 Hz)
P(Y) code (10.23 MHz)
L1 signal
L2 signal
Mixer
EXOR
Figure 2.1: GPS signal modulation
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The final signal shows a Binary Phase Shift-Key (BPSK) modulation where
the carrier is instantaneously phase-shifted by 180◦ at the time of a chip
change. When a navigation bit transition occurs, the phase of the resulting
signal is also phase-shifted by 180◦.
2.2.1 C/A Code
The spreading codes used as C/A codes in GPS belong to a unique family
of sequences and are often referred to as Gold codes, as described by Robert
Gold in 1967. They are also referred to as Pseudo-Random Noise (PRN)
sequences or codes, because of their deterministic characteristics with noise-
like properties. More details and the technical description how to generate
them can be found in [10] and [11].
The most important characteristic – the correlation properties – will shortly
be discussed here:
◦ Nearly no cross correlation: All the C/A codes are nearly uncorrelated
with each other, i.e., the cross correlation for two codes Ci and Ck of
satellite i and k can be written as:
rik(m) =
1022∑
l=0
Ci(l) · Ck(l +m) ≈ 0 for all m
◦ Nearly no correlation except for zero lag: All C/A are nearly uncorre-
lated with themselves, except for zero lag. This property makes it easy
to find out when two similar codes are perfectly aligned. The autocor-
relation property for the satellite k can be written as
rkk(m) =
1022∑
l=0
Ck(l)Ck(l +m) ≈ 0 for |m| ≥ 1
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2.2.2 Doppler Frequency Shift
As the signals are transmitted by moving satellites and received by (possi-
bly also moving) receivers, they are affected by a Doppler frequency shift.
This effect has an impact on both the acquisition and the tracking of the
GNSS signals. For a stationary GNSS receiver, the maximum Doppler fre-
quency shift for the L1 frequency is around ± 5 kHz (due to the satellite
motion). The receiver motion also creates a Doppler frequency shift of
approximately 1.46 Hz per each 1 km/h.
The Doppler frequency shift affects both the carrier frequency and the C/A
code. The effect on the C/A code is small because of the low chip rate of
the C/A code which is 1572.42 MHz/1.023 MHz (i.e., 1540 times lower
than the L1 carrier frequency). It follows that the Doppler frequency shift
on the C/A code is 3.2 Hz and 6.4 Hz for the stationary and the high-speed
GNSS receiver, respectively. This Doppler frequency shift on the C/A code
can lead to a misalignment between the received and the locally generated
PRN code that decreases the correlation result.
2.2.3 Navigation Data
The navigation data message is transmitted with the bit rate of 50 bps.
Figure 2.2 shows the overall structure of the entire navigation message. The
basic format of the navigation data is a 1500 bit long frame containing 5
subframes, each having a length of 300 bits. Every subframe contains 10
words of a length of 30 bits. Subframes 1, 2, and 3 are repeated in each
frame while the last subframes, 4 and 5, have 25 different versions (always
with the same structure, but different content) referred to as page 1 to 25.
With the bit rate of 50 bps, the transmission of a subframe lasts 6 seconds,
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one frame lasts 30 seconds, and one entire navigation message lasts 12.5
minutes.
TLM HOW Almanac
TLM HOW Almanac, ionospheric model, dUTC
TLM HOW Ephemeris parameters
TLM HOW Ephemeris parameters
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Figure 2.2: GPS navigation data structure
(Figure: Frank van Diggelen)
The subframes always begin with two special words, the Telemetry (TLM)
and the Hand-Over Word (HOW). TLM is the first word of each subframe
and is repeated every 6 seconds. It contains a 8 bit preamble followed by 16
reserved bits and parity. The preamble is used for frame synchronization.
HOW contains a 17 bit truncated version of the Time Of Week (TOW),
followed by two flags supplying information to the user of antispoofing, etc.
The next three bits indicate the subframe ID that shows in which of the
five subframes this HOW is located.
In addition to the TLM and HOW, each subframe contains eight words
of data. The following table gives a short description of the different sub-
frames. More details (and the exact description of the bits) can be found
in [12].
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Subframe 1 - Satellite Clock and Health Data
The first subframe contains mainly clock information. That is in-
formation needed to compute at what time the navigation message
is transmitted from the satellite. Additionally, subframe 1 contains
health data indicating whether or not the data should be trusted.
Subframes 2 and 3 - Satellite Ephemeris Data
Subframes 2 and 3 contain the satellite ephemeris data. This infor-
mation relates to the satellite orbit and is needed to compute the
exact satellite position.
Subframes 4 and 5 - Support Data
Subframes 4 and 5 contain almanac data of all satellites (every
satellite broadcasts the almanacs for all GPS satellites, but only
ephemeris data for itself). Almanacs are the ephemerides and clock
data with reduced precision. The remainder of subframes 4 and 5
contain various data, e.g., UTC parameters, health indicators, and
ionospheric parameters.
2.2.4 Transmitted signal
The final L1 signal transmitted from the satellite k is given in Equation 2.2.
SL1 = AP · P (t) ·D(t) · cos(2 · pi · fL1 · t+ φ)
+AC · C(t) ·D(t) · sin(2 · pi · fL1 · t+ φ)
(2.2)
where SL1 is the signal at the frequency L1, AP is the amplitude of the
P(Y) code, P (t) = ±1 represents the P(Y) code, D(t) = ±1 represents
the data code, fL1 is the L1 frequency, φ is the initial phase, AC is the
amplitude of the C/A code, and C(t) = ±1 represents the C/A code.
Since the L1 carrier is essentially modulated with a 1.023 MHz PRN se-
quence, the frequency domain representation of the L1 signal looks like a
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sinc centered at the GPS L1 frequency. The main lobe, having a band-
width of 2.046 MHz, contains more than 90% of the signal energy. At first
glance, it might seen wasteful that GPS occupies at least 2 MHz of spec-
trum in order to transmit the navigation data at a rate of 50 Hz. But the
1.023 MHz PRN sequence allows for very desireable signal characteristics:
◦ Transmission on the same frequency;
◦ Precise ranging;
◦ Processing gain due to de-spreading of PRN code;
◦ Rejection of reflected signals;
◦ Anti-jamming properties.
2.2.5 Received power level
After modulation, the L1 signal is transmitted with a Right Hand Circu-
lar Polarization (RHCP). The received power level is approximately -130
dBm on the Earth’s surface with a 3 dBi antenna. With a 2 MHz band-
width and at room temperature, the thermal noise floor Pnoise is given in
Equation 2.3.
Pnoise = kB · T · BWGPSL1
= (1.38 · 10−23 JK) · (294 K) · (2 · 10
6 Hz)
= −111 dBm
(2.3)
where kB is the Boltzmann constant, T the antenna temperature in Kelvin,
and BWGPSL1 the spectral bandwidth of the GPS L1 C/A signal in Hz.
This means that the received GPS signal is approximately 19 dB below the
thermal noise floor and the signal can only be recovered by de-spreading
the signal (i.e., removing the PRN code).
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The correlation with the correct PRN code results in a processing gain
defined as the ratio of the PRN chip rate Rc to the data bit rate Rb, as
given in Equation 2.4. For the GPS L1 C/A signal, the PRN rate is 1.023
MHz and the data rate is 50 Hz, resulting in a processing gain of 43 dB.
G = 10 · log10
(
Rc
Rb
)
= 10 · log10
(
1.023 MHz
50 Hz
)
= 43 dB (2.4)
With a processing gain of 43 dB, a typical received GPS signal has a pre-
detection Signal to Noise Ratio (SNR) of 20-30 dB, as given in Equation 2.5.
SNRdB = 10 · log10
(
Psignal
Pnoise
)
= Psignal,dB − Pnoise,dB
= (−130 dBm + 43 dB)− (−111 dBm)
= 24 dB
(2.5)
In Equation 2.5, a perfect RF front-end with a Noise Figure (NF) of 0 dB
was used for the calculation. If a more realistic case of a receiver with a
NF of 3 dB is considered, the SNRdB decreases to 21 dB.
Appendix A gives an overview of the different RF quantities and units
commonly used in discussions of GPS signal power levels.
2.3 Sampling frequency
The choice of the sampling frequency is directly related to the C/A code
chip rate and is a quite important aspect related to the front-end selection.
This section will discuss the choice of the sampling frequency and the
resulting impact on the distance resolution.
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The C/A code chip rate is 1.023 MHz and the sampling frequency should
not be a multiple number of this chip rate, i.e., the sampling frequency
should not be synchronized with the C/A code rate. For example, working
at a sampling frequency of 4.092 MHz (4 · 1.023 MHz) is not a good choice
for the following reasons:
◦ With this sampling rate, the time between two adjacent samples be-
comes 244 ns (1/4.092 MHz) and this time is used to determine the
beginning of the C/A code.
◦ The distance resolution becomes 73.31 m (244 · 10−9 · 3 · 108 m) that is
too coarse to obtain the desired accuracy of the user position.
Figure 2.3 shows the C/A code chip rate and the digitizing points, Fig-
ure 2.3(a) with synchronized sampling and Figure 2.3(b) with unsynchro-
nized sampling. In each figure, there are two sets of digitizing points where
the lower row is the time-shifted version of the upper row.
C/A chip digitizing points
time shift time shifted digitizing points
time shift
(a) synchronized
(b) unsynchronized
Figure 2.3: Synchronized and unsynchronized C/A code sampling
In Figure 2.3(a), the time shift is slightly less than 244 ns and it can be
seen that the two sets of digitized data are exactly the same (i.e., same
number of samples per C/A code chip). This illustrates that shifting by
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less than 244 ns produces the same output data if the sampling frequency
is synchronized with the C/A code. Therefore, a finer time resolution than
244 ns cannot be derived through signal processing.
In Figure 2.3(b), the sampling frequency is slightly lower than 4.092 MHz
and therefore no longer synchronized with the C/A code. The output data
from the time shifted version is different from the original data as shown in
the figure and therefore, a finer time resolution can be obtained by signal
processing. This allows to determine the beginning of the C/A code more
precisely.
Strictly speaking, the navigational performance (in the sense of a low vari-
ance of the estimated values) of a receiver is basically a function of the
navigation autocorrelation function (and its derivatives) and the received
signal power (C/N0). The sample rate does not directly enter. Several op-
tions for choosing the sampling rates are possible: oversampling, Nyquist
sampling, and sub-Nyquist sampling.
For the following short discussion, we assume a real-valued signal of dual-
sided bandwidth BW . The signal is first bandpass filtered (also with a
bandwidth of BW ) and then (bandpass) sampled with a sampling fre-
quency of Fs. The noise is received with an uniform power spectral density
of N0. The scheme is shown in Figure 2.4 [13].
From the definition of a correlation function (it is basically a time average
over many signal samples), the important fact is that the expected value of
a correlator is independent of the sampling rate. So, the sampling frequency
does not affect the shape of the correlation function and the sampling also
leaves the total noise power invariant. Before sampling, the total noise
power is spread over a bandwidth BW , whereas after the ADC the total
noise power is spread over Fs/2. In the case where u = 2 · BW/Fs is an
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ADC
Figure 2.4: Noise bandwidth and density in RF front-end
integer, the noise-power spectral density after the ADC is flat [14].
Overall, the following sampling cases can occur:
◦ Fs > 2·BW – Oversampling: The complete band is sampled and, due to
the oversampling, the noise is colored after the ADC. Optional spectral
whitening produces white noise, but does not affect the signal. After
spectral whitening, we can assume u = 1.
◦ Fs = 2 ·BW – Nyquist sampling: Signal and noise are sampled with the
Nyquist rate. This is the ideal case and no losses occur. u = 1.
◦ Fs < 2 ·BW – Sub-Nyquist sampling: Aliasing of the noise occurs, but
the signal autocorrelation function is not affected by the sub-Nyquist
sampling. u = 2 ·BW/Fs.
When oversampling is used, the signal processing includes spectral regions
which are not covered by the navigation signal. These regions are ignored
when correlating the received signal samples with the navigation signal
replicas. However, oversampling can be quite useful because the high work-
ing sample rate allows small shift of the replica signals (e.g., early or late
signals) with respect to a reference signal (e.g., prompt signal). Typically,
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it is much easier to shift a signal than to do a full regeneration of the sig-
nals. In fact, in hardware receivers, high oversampling rates are used to
achieve small correlator spacing.
Nyquist sampling represents a kind of ideal sampling; the signal is optimally
captured, the noise after the ADC is white, and no noise-aliasing losses
occur. A high-performance software receiver should work with the Nyquist
sampling rate. Usually, finite analog-filter fall-off steepness effects can be
ignored. The sampling rate is (twice) the 3-dB bandwidth.
Sub-Nyquist sampling is the method of choice if the computational load
must be kept as low as possible. Shifting the reference signal is not needed
but the signal power must be sufficiently high to cope with the noise-
aliasing losses. Because of the noise aliasing, the effective C/N0 value is
reduced by the undersampling factor u: C/N0 → 1u · C/N0. A detailed
discussion about sub-Nyquist sampling can be found in [14].
An important restriction for choosing the sample rate occurs if real-valued
signals are used. In this case, the replica signal correlates with negative
frequency components of the received signal. Those correlation values are
required to average to zero during the correlation process. This implies
that after the ADC the aliased center frequency should be larger than 0.
2.4 Acquisition [11]
This section describes the purpose of the acquisition stage and presents the
different architectures that can be found in standard GNSS receivers. The
main focus lies on their advantages and drawbacks and the description of
the involved operations while the estimation of the required computational
power is presented in Chapter 3.
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The purpose of the acquisition stage is first of all to identify the visible
satellites. Once the signal from a given satellite is found, two important
parameters must be measured: the beginning of the C/A code period (code
phase) and the carrier frequency of the input signal. These two parameters
are passed afterwards to the tracking stage.
A set of collected data usually contains signals of several satellites. Each
signal has a different C/A code with a different starting time and a dif-
ferent Doppler frequency. The satellites are distinguished by the PRN
sequences as describes in Chapter 2.2.1. These PRN codes show a low
cross-correlation and a high auto-correlation for zero lag and therefore al-
low to find the corresponding satellite in the received data stream.
The code phase is the time alignment of the PRN code of a specific satellite
in the current data block. To be able to remove the spreading code from
the incoming signal, it is necessary to exactly determine the start of the
C/A code.
The carrier frequency corresponds normally to the Intermediate Frequency
(IF) in the case of a down-conversion architecture, but as the velocity
of the satellite causes a Doppler shift (see Section 2.2.2), the final carrier
frequency is slightly shifted (up to ± 10 kHz). To generate the local carrier
and to remove the residual Doppler frequency from the incoming signal, it
is therefore important to know the exact frequency.
The length of the data used to perform the acquisition is always a subject
of discussion. The use of a longer data record results in a higher SNR ratio
and therefore in higher sensitivity. But using a long data record increases
the time of calculation and complicates the design. The Doppler frequency
shift on the C/A code and the question whether there is a navigation data
bit transition present can limit the length of the used data record.
Chapter 2 Introduction to GPS receivers 27
A navigation data bit transition will spread the spectrum and the output
will no longer be a continuous wave signal. This spectrum spread will
degrade significantly the acquisition result. Since the navigation data is
20 ms or 20 C/A codes long (for GPS L1), the maximum data record for
acquisition should be 10 ms. If a data record longer than 10 ms is used for
acquisition, special care has to be taken because in a set of 20 ms of data,
only one data bit transition can occur. If the first 10 ms of data contain
a data bit transition, the next 10 ms will not have one for sure. In actual
acquisition, even if there is a phase transition caused by a navigation data
in the input data, the spectrum spreading is not very wide. For example,
if 10 ms of data are used for acquisition and there is a phase transition at
5 ms, the width of the peak spectrum is about 400 Hz (2/(5 · 10−3)). As
this peak usually can be detected, the beginning of the C/A code can be
found.
The second limit of data length comes from the Doppler effect on the C/A
code. If a perfect correlation peak is normalized to 1, the correlation peak
decreases to 0.5 when a C/A code is off by half a chip (this corresponds to
6 dB decrease in amplitude). As the chip frequency is 1.023 MHz and the
maximum Doppler shift expected on the C/A code is 6.4 Hz (as discussed
in Chapter 2.2.2), it takes about 78 ms (1/(2 · 6.4)) for the two frequen-
cies different by 6.4 Hz to change by half a chip (this corresponds to the
maximum possible C/A code misalignment). As this data length limit is
much longer than the 10 ms found in the navigation data bit transition
discussion, the main limitation comes from there.
The carrier frequency separation is also a factor that needs to be consid-
ered carefully. The Doppler frequency range to be searched is normally
±5 kHz (for fast moving receivers). It is important to determine correctly
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the frequency steps needed to cover this 10 kHz range as this value influ-
ences directly the frequency resolution and the complexity of the search
algorithm. The frequency step is related to the data length used in the
acquisition stage [15]. As seen before, there is no correlation at the output
when the input signal and the locally generated complex signal are off by
one (or more) cycle. A misalignment of less than one chip results in a
partial correlation. It is arbitrarily chosen that the maximum frequency
separation allowed between the two signals is 0.5 cycle. If the data record
has a length of 1 ms, a 1 kHz signal will change by one cycle in this time.
In order to keep the maximum frequency separation at 0.5 cycle in 1 ms,
the frequency step should be 1 kHz resulting in the furthest frequency sep-
aration of 500 Hz between the input signal and the correlating signal. The
frequency separation is also the inverse of the data length, which is the
same as a conventional FFT result.
The number of needed operations in the acquisition process is not linearly
proportional to the total number of data points. When the data length
is increased from 1 ms to 10 ms, the number of operations required to
perform the acquisition is increased more than 10 times. Therefore, the
length of the data sequence (or the integration time) should be kept at a
minimum if the speed of the acquisition is important. More details about
the acquisition stage can be found in [3], [10], and [11].
The following sections describe three standard methods of acquisition ar-
chitectures that can currently be found in GNSS receivers.
2.4.1 Serial search architecture
The serial search acquisition is a method that is often used in CDMA
systems, such as GPS or Galileo. Figure 2.5 shows a block diagram for one
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channel of this method. A channel is the basic element for processing the
incoming signal and is allocated to one specific satellite.
PRN code
generator
Local 
oscillator
()2
()2Incoming
signal
I
Q
Output
o90
Figure 2.5: Serial search acquisition architecture
The PRN code generator produces a PRN sequence with a certain code
phase (from 0 to 1022 chips) corresponding to the satellite that is acquired
by this channel. The incoming signal is first multiplied with this sequence
to remove the PRN code and afterwards with a locally generated carrier
signal (with a specific frequency) to remove the Doppler offset. As shown in
Figure 2.5, the multiplication with the local carrier frequency generates the
in-phase signal I and the multiplication with a 90◦ phase-shifted version
generates the quadrature signal Q. The I and Q signals are then integrated
over the integration time Tint and finally squared and accumulated. Ideally,
the complete signal power should be located on the I part of the signal,
as the C/A code is only modulated onto that. However, if the phase of
the received signal is not perfectly aligned with the phase of the locally
generated carrier frequency, a part of the signal power can also be present
on the Q part of the signal. It is necessary to investigate both the I and
Q signal to be sure to receive the complete signal power and to detect the
satellite.
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The output of the acquisition stage is a value of the correlation between the
incoming signal and the locally generated signals. If a predefined threshold
is exceeded, the code phase and the frequency parameters are correct and
can be passed to the tracking algorithms.
The serial search algorithm performs a two-dimensional sweep: a code
phase sweep over all 1023 different code phases and a frequency sweep over
all possible carrier frequencies of ± 5 kHz. The step size for the frequency
search depends on the integration time, as given in Equation 2.6. For 1 ms
integration time, the step size is roughly 500 Hz.
∆f = 23 · Tint (2.6)
All in all, for an integration time of 1 ms this sums up to a total of
1023︸︷︷︸
code phases
·
2 · 5′000500 + 1︸ ︷︷ ︸
frequencies
 = 1023 · 21 = 41′943 combinations. (2.7)
The main weakness of this architecture is this very large number of com-
binations that have to be processed.
The PRN code can be generated either in real-time (with the use of a
LFSR) or oﬄine and then saved in memory for further use. While the first
method reduces the amount of needed memory, it increases the complexity
of the whole algorithm. A hardware receiver uses normally the real-time
generation of the PRN codes, while for a software receiver the oﬄine gen-
eration shows more advantages and the total amount of operations can
be reduced. However, the serial search algorithm involves multiplication
with all possible shifted versions of the PRN code and therefore, a total
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of 32’736 (= 32 satellites · 1023 code phases) different PRN codes must be
saved in memory. The total amount of needed memory is even increased
if the PRN codes have to be sampled at the sampling frequency of the
front-end Fs (i.e., the PRN codes are saved in a so called oversampled rep-
resentation). For a sampling frequency of 4 MHz, the length of the PRN
sequence increases to 4’000 samples.
The local oscillator has to generate two carriers with a phase difference of
90◦, corresponding to a cosine and a sine wave. The frequency of the gener-
ated carrier has to correspond to the IF ± the frequency step according to
the examined frequency area. Again, the generation can be implemented
in real-time (by the use of a Numerically Controlled Oscillator (NCO))
or the different frequencies can be calculated oﬄine and saved in mem-
ory. For a software receiver, the oﬄine generation offers more advantages
and decreases the total amount of needed operations (see Section 3.7). The
generated carrier frequency has to be sampled with the sampling frequency
Fs of the front-end and has the length of the integration time Tint. As the
available memory is normally limited, not all possible frequencies can be
saved in memory. This leads to a possible mismatch between the locally
generated carrier frequency and the received signal.
The last part of the serial search algorithm involves a squaring and inte-
grating of the two results of the multiplications with the cosine and sine
signals, respectively. The integration is simply a summation of all points
corresponding to the length of the processed data (which corresponds to
the integration time Tint). The squaring is introduced to obtain the to-
tal signal power and is performed on the results of the summation. The
final step is to add the two values from the I and Q branches to obtain
the total signal power. If the locally generated code is well aligned with
the code of the incoming signal and the frequency of the locally generated
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carrier matches the frequency of the incoming signal, the output reaches
its maximum.
2.4.2 Parallel frequency search architecture
The parallel frequency search architecture performs the search in the fre-
quency domain [16]. This is done by bringing the incoming signal into the
frequency domain by the mean of the Fourier transform [17]. Figure 2.6
shows a block diagram of the parallel frequency space search algorithm.
FFT
Incoming
signal Output
PRN code
generator
Figure 2.6: Parallel frequency search acquisition architecture
The incoming signal is first multiplied with the locally generated PRN
sequence, with the code corresponding to a specific satellite and with a
code phase between 0 and 1022 chips. The resulting signal is transformed
into the frequency domain by a Fourier transform that can be either imple-
mented as a Discrete Fourier Transform (DFT) or a Fast Fourier Transform
(FFT). The FFT is the faster of the two, but it requires an input sequence
with a radix-2 length, that is, 2n, where n takes positive integer values.
If the incoming signal is perfectly aligned with the locally generated PRN
sequence, the resulting signal after the multiplication is a continuous wave
signal. This signal is afterward transformed into the frequency domain and
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the output of the Fourier transform will show a distinct peak in magnitude
at the frequency of the carrier.
The accuracy of the determined frequency depends on the length of the
DFT, i.e., on the number of samples in the analyzed data sequence. If
1 ms of data is analyzed, the number of samples can be found as 1/1000
of the sampling frequency Fs. With a DFT length of 10’000, the first
N/2 output samples represent the frequencies from 0 to Fs/2 Hz. So, the
resulting frequency resolution is given in Equation 2.8.
∆f = Fs/2
N/2 =
Fs
N
(2.8)
Equation 2.9 gives the resolution for a sampling frequency of Fs = 4 MHz.
∆f = 4 MHz10′000 = 400 Hz (2.9)
Where the serial search algorithm steps through all possible code phases
and carrier frequencies, the parallel frequency search acquisition algorithm
steps only through the 1023 different code phases, but for each code phase,
a frequency domain transformation has to be calculated. The final speed of
this architecture depends directly on the implementation of the frequency
domain transformation.
The implementation of this method is quite straightforward as the algo-
rithm can be implemented directly based on the block diagram shown in
Figure 2.6. There are several FFT libraries that are optimized for different
CPUs or DSPs. One example can be found in Section 5.7.1.
The first part of this method is identical to the first part of the serial
search algorithm. The locally generated PRN code is multiplied with the
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incoming signal which is transformed afterwards into the frequency domain
through the Fourier transform (DFT or FFT). If the locally generated code
is perfectly aligned with the PRN code of the incoming signal, the output
from the FFT will have a peak at the IF plus the Doppler offset frequency.
If there is a misalignment between the two codes or if the locally generated
PRN code is simply not present, the output of the FFT has a noise like
shape and no peak can be seen.
2.4.3 Parallel code search architecture
This architecture performs a parallel code phase search over the 1023 pos-
sible values and reduces the number of different steps to 21 compared to
1023 in the parallel frequency search architecture. The calculation is per-
formed with a circular cross correlation between the input and the PRN
code without a shifted code phase. More details about this method can be
found in [11].
The discrete Fourier transform of finite length sequences x(n) and y(n)
both with the length N are computed as given in Equation 2.10.
X(k) =
N−1∑
n=0
x(n) · e−j·2·pi·k·n/N
Y (k) =
N−1∑
n=0
y(n) · e−j·2·pi·k·n/N
(2.10)
The circular cross-correlation sequence between two finite length sequences
x(n) and y(n) both with length N and periodic repetition is computed as
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given in Equation 2.11.
z(n) = 1
N
·
N−1∑
m=0
x(m) · y(m+ n)
= 1
N
·
N−1∑
m=0
x(−m) · y(m− n)
(2.11)
The scaling factor 1/N will be omitted in the following equations to improve
the readability. The discrete N -point Fourier transform of z(n) can be
expressed as given in Equation 2.12.
Z(k) =
N−1∑
n=0
N−1∑
m=0
x(−m) · y(m− n) · e−j·2·pi·k·n/N
=
N−1∑
m=0
x(m) · e−j·2·pi·k·m/N ·
N−1∑
n=0
y(m+ n) · e−j·2·pi·k·(m+n)/N
= X∗(k) · Y (k)
where X∗(k) is the complex conjugate of X(k).
(2.12)
Figure 2.7 shows a block diagram of the parallel code phase search archi-
tecture. The incoming signal is multiplied with a locally generated carrier
signal (giving the I signal) while the multiplication with the 90◦ phase-
shifted version of the signal generates the Q signal. The I and Q signals
are combined to form a complex input signal x(n) = I(n) + j ·Q(n) to the
DFT function. The PRN code is generated locally, transformed into the
frequency domain and the result is complex conjugated.
The Fourier transform of the input is multiplied with the Fourier transform
of the PRN code. The result of the multiplication is transformed into the
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Figure 2.7: Parallel code search acquisition architecture
time-domain by an inverse Fourier transform. The absolute value of the
output of the inverse Fourier transform represents the correlation between
the input and the PRN code. If a peak is present in the correlation, the
index of this peak marks the PRN code phase of the incoming signal.
Compared the the previous acquisition methods, the parallel code phase
search acquisition method has cut down the search space to 41 carrier
frequency bins. Additionally, the Fourier transform of the generated PRN
code must only be calculated once for each acquisition (assuming that the
Doppler frequency offset on the code can be neglected). As or each of the
frequency bins, one Fourier transform and one inverse Fourier transform
is performed, the computational efficiency of this method depends on the
implementation of these functions.
In the same way as the other acquisition methods, the implementation
is straightforward, as it can be implemented directly based on the block
diagram shown in Figure 2.7.
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2.5 Code and carrier tracking [8] [11]
In this chapter, the code and carrier tracking blocks of a GNSS receiver will
be discussed, including the different discriminators with their advantages
and drawbacks.
The theory of the Phase-Locked Loop (PLL) can be found in Appendix B.
The acquisition stage provides only rough estimates of the frequency and
the code phase parameters of the satellite. The main purpose of the track-
ing stage is to refine these values, keep track, and demodulate the naviga-
tion data from a specific satellite.
The architecture of the tracking stage looks very similar to the acquisition
stage, i.e., the incoming signal is multiplied with a locally generated carrier
frequency and a locally generated PRN code. To be able to produce the two
exact local signal replicas, some kind of feedback is needed that compares
the generated replica with the incoming signal. The element that calculates
this feedback is called discriminator.
A conventional PLL receives a continuous wave or a frequency-modulated
signal as an input and the frequency of the VCO is controlled to follow
the frequency of the input signal. In the case of a GNSS receiver, the
input is the GNSS signal and the PLL must follow (or track) this signal.
The GNSS signal is normally a bi-phase coded signal as the carrier and the
code frequencies change due to the Doppler effect. Therefore, the C/A code
information and the Doppler carrier frequency must be removed to track
the GNSS signal. As a result, two PLL are required to track a GNSS signal.
One is to track the C/A code and one is to track the carrier frequency.
These two loops must be coupled together as shown in Figure 2.8 as an
example.
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Figure 2.8: Code and carrier tracking loops
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The code generator produces three outputs: an early, a late, and a prompt
code. The prompt code (the one that should match best the incoming
signal) is applied to the digitized input signal and strips the C/A code
from the input signal (red mixer in Figure 2.8). Stripping off the C/A
code means to multiply the locally generated C/A code (with the proper
phase) with the input signal. The output will be a continuous wave signal
with phase transitions caused only by the navigation data. This signal is
applied to the input of the carrier tracking loop. The output from the
carrier loop is a continuous wave with the carrier frequency of the input
signal. This signal is in return used to strip the carrier from the digitized
input signal, which means using this locally generated signal to multiply
the input signal (blue mixer in Figure 2.8). The output is a signal with
only the C/A code and no carrier frequency, which is applied to the input
of the code tracking loop.
2.5.1 Code tracking
A code tracking loop is used to follow (or keep track of) a PRN code of
a specific satellite. The output of such a code tracking loop is a perfectly
aligned replica of the PRN sequence. In a GNSS receiver, the code tracking
loop is usually a Delay-Locked Loop (DLL) called an early-late tracking
loop. The idea behind a DLL is to correlate the input signal with three
replicas of the code as shown in Figure 2.8. The residual frequency is
first removed by multiplying the incoming signal with a perfectly aligned
local replica of the carrier wave (blue mixer in Figure 2.8). Afterwards,
the signal is multiplied with three code replicas (early, prompt, and late)
that have normally a spacing of ±1/2 chip. Then, the three outputs are
integrated and dumped and the resulting output value indicates how much
the specific code replica correlates with the code of the incoming signal.
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The three correlation outputs (called EI , PI , and LI) are compared to
see which one provides the highest correlation value. Figure 2.9 shows an
example of the code tracking.
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Figure 2.9: Code tracking (with 3 correlators)
In Figure 2.9(a) the late code has the highest correlation output value, so
the code phase must be decreased. In Figure 2.9(b) the highest peak is
found at the prompt replica and the early and late replicas show the same
value, so the code phase is properly aligned. The configuration of a DLL
with three correlators is optimal when the local carrier wave is perfectly
locked in phase and frequency. When there is a small phase error on the
local carrier wave, the signal will be more noisy and the energy of the
input signal is distributed in the I and Q arms. Therefore, a design with
six correlators (as shown in Figure 2.8) is often used that has the advantage
to be less dependent of the phase of the local carrier wave. Table 2.2 gives
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an overview and a short description of some common DLL discriminators
used in GNSS receivers.
Type Discriminator Characteristics
C
oh
er
en
t
EI − LI
Simplest of all discriminators.
Does not require the Q branch,
but requires a good carrier track-
ing loop for optimal functional-
ity.
(E2I + E2Q)− (L2I + L2Q)
Early minus late power. The dis-
criminator response is nearly the
same as the coherent discrimina-
tor inside ±1/2 chip.
N
on
co
he
re
nt
(E2I + E2Q)− (L2I + L2Q)
(E2I + E2Q) + (L2I + L2Q)
Normalized early minus late
power. The discriminator has a
great property when the chip er-
ror is larger than 12 chip; this will
help the DLL to keep track in
noisy signals.
PI · (EI − LI) + PQ · (EQ − LQ)
Dot product. This is the only
DLL discriminator that uses all
6 correlators.
Table 2.2: Types and characteristics of code tracking discriminators
The spacing between the correlators determines the noise bandwidth in
the DLL. If the discriminator spacing is larger than 1/2 chip, the DLL
would be able to handle wider dynamics and be more noise robust; on the
other hand, a DLL with a smaller spacing would be more precise. It is
also possible to implement an adjustable spacing width of the correlators
so that if the signal-to-noise ratio suddenly decreases, the receiver uses a
wider spacing in the correlators to be able to handle a more noisy signal.
The advantage of this method is that a possible code lock loss can be
avoided.
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2.5.2 Carrier tracking
A carrier tracking loop is used to follow (or keep track of) a frequency (that
can be affected by a Doppler shift) of a specific satellite. The output of such
a carrier tracking loop is a perfectly aligned carrier wave with the correct
frequency and phase. Often a PLL or a Frequency-Locked Loop (FLL) are
used. The problem with using an ordinary PLL is that it is sensitive to
180◦ phase shifts that occurs with a navigation bit transition. The solution
is a so called Costas loop, as shown in Figure 2.8 (block carrier tracking
loop) that is insensitive for phase transition. It uses two multiplications
to generate an in-phase and a quadrature signal and it tries to keep all
energy in the I (in-phase) branch. If it is assumed that the code replica in
Figure 2.8 is perfectly aligned, the multiplication in the I branch yields to
the Equation 2.13.
D(n) · cos(ωIF · n) · cos(ωIF · n+ φ) =
1
2 ·D(n) ·
[
cos(φ) + cos(2 · ωIF · n+ φ)
] (2.13)
where φ is the phase difference between the input signal and the local
replica of the carrier.
The multiplication in the quadrature arms gives the Equation 2.14.
D(n) · cos(ωIF · n) · sin(ωIF · n+ φ) =
1
2 ·D(n) ·
[
sin(φ) + sin(2 · ωIF · n+ φ)
] (2.14)
If the two signals are low-pass filtered after the multiplication, the two
terms with the double intermediate frequency ωIF are eliminated and the
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two signals given in Equation 2.15 remain.
I = 12 ·D(n) · cosφ,
Q = 12 ·D(n) · sinφ.
(2.15)
The phase error of the local carrier replica can be found as given in Equa-
tion 2.16.
Q
I
=
1
2 ·D(n) · sinφ
1
2 ·D(n) · cosφ
= tan(φ),
φ = tan−1
(
Q
I
)
.
(2.16)
The phase error is minimized when the correlation in the quadrature arm
is zero and the correlation in the in-phase arm is maximum. The arctan
discriminator is the most precise of the Costas discriminators, but also the
most time-consuming. Table 2.3 lists other possible Costas discriminators.
Discriminator Characteristics
sign (I) ·Q The output is proportional to sin(φ).
I ·Q The output is proportional to sin(2 · φ).
tan−1
(
Q
I
)
The output is the phase error.
Table 2.3: Types and characteristics of carrier tracking discriminators
Figure 2.10 shows a comparison of the responses of the three different
discriminators. The phase discriminator outputs are computed using the
expressions in Table 2.3 for all possible true phase errors. It can be seen
that the discriminator outputs are zero when the real phase error is 0◦ and
±180◦. This is why the Costas loop is insensitive to phase shifts of 180◦
in case of navigation data bit transition.
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Figure 2.10: Comparison between
common carrier tracking discriminators
The behavior of a Costas loop when a phase shift of 180◦ occurs is illus-
trated more clearly in Figure 2.11 where the vector sum of I and Q is
shown as the vector in the coordinate system. If the local carrier waves
are in phase with the input signal, the vector would be perfectly aligned
to the I-axis. But in the presence of a small error (ϕ), the vector also has
a component on the Q-axis (as shown in the figure). When the tracking
loops are working correctly, the vector sum of I and Q tends to remain
aligned on the I-axis. This property ensures that if a navigation bit transi-
tion occurs, the vector on the diagram will flip by 180◦ (as indicated with
the dashed blue vector in the figure).
The output of the phase discriminator is filtered to predict and estimate
any relative motion of the satellite and to estimate the resulting Doppler
frequency. More details can be found in [18], [3], [19].
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Figure 2.11: Effect of phase error between input and local carrier
2.6 Calculating the position [11]
This section describes the basics for calculating a position by applying tri-
lateration. First, the basic ideas of positioning are introduced, afterwards a
short introduction on pseudoranges and how to measure them is given. The
section will then describe how to determine an actual position on Earth
by using several pseudoranges, what is the minimum number required and
how to process when the system is overdetermined.
2.6.1 Positioning basics
The position of a certain point in space can be found from the distances
measured from this point to some known positions in space. In Figure 2.12,
the user position is on the x-axis; this is a one-dimensional case. Knowing
both the satellite position S1 and the distance to the satellite x1, the user
position can be either to the left or right of S1. In order to determine the
exact user position, the distance to another satellite with know position
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has to be measured. In this figure, the position of S2 and x2 uniquely
determine the user position U .
x1 x1 x2
S2S1 U
Figure 2.12: One-dimensional user position determination
Figure 2.13 shows a two-dimensional case. In order to determine the user
position, three satellites and three distances are required. The trace of
a point with constant distance to a fixed point is a circle in the two-
dimensional case. As two circles intersect in two points, two satellites
and two distances result in two possible solutions. Therefore, a third circle
is needed to uniquely determine the user position.
The same approach can be applied if a three-dimensional case is considered.
In this case, four satellites and four distances are needed to determine the
position of the receiver. The equal-distance trace to a fixed point is a
sphere in the three-dimensional case. The intersection of 2 spheres make a
circle which intersects another sphere to produce two points. So, one more
satellite is needed to determine which point is the user position.
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Figure 2.13: Two-dimensional user position determination
Application to navigation systems
The position of any GPS satellite k can be calculated from the transmitted
ephemeris data, so the position Sk is known. The time from the satellite to
the receiver can be measured by knowing when the message was sent by the
satellite and when it was received by the receiver. The first parameter is
transmitted in the GPS navigation data (see Section 2.2.3) and the second
parameter can be measured in the receiver (with an ambiguity as described
in Section 2.6.3). The relation between the time of flight and the distance
can by made by the speed of light (x = c · t), as the transmitted signals
are electromagnetic waves that travel at the speed c = 299’792.458 km/s.
So, the distance xk between the satellite k and the receiver is also known.
Now, if enough distances are available, the exact position of the receiver
can be determined.
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2.6.2 Basic equations for calculating the position
Figure 2.14 shows a constellation with three known points at locations r1 or
(x1, y1, z1), r2 or (x2, y2, z2), and r3 or (x3, y3, z3), and an unknown point
at ru or (xu, yu, zu). If the measured distances are accurate, the position
of an unknown point ru can be determined using the three distances p1,
p2, and p3, as given in Equation 2.17.
p1 =
√
(x1 − xu)2 + (y1 − yu)2 + (z1 − zu)2
p2 =
√
(x2 − xu)2 + (y2 − yu)2 + (z2 − zu)2
p3 =
√
(x3 − xu)2 + (y3 − yu)2 + (z3 − zu)2
(2.17)
x ,y ,z1 1 1
x ,y ,z2 2 2
x ,y ,z3 3 3
x ,y ,zu u u x
y
z
Figure 2.14: Use three known positions to find one unknown position
Because there are three unknown and three equations, the values of xu,
yu, and zu can be determined from these equations. As Equation 2.17 is
of second order, there exist two possible solutions. However, only one of
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the solution produces a meaningful position on Earth (the other solution
would be a position in the outer space).
2.6.3 Measurement of pseudorange
Every satellite sends a signal at a certain time tsi. The receiver will receive
the signal at a later time tu. The distance between the receiver and the
satellite i is given in Equation 2.18.
ρiT = c · (tu − tsi) (2.18)
where c is the speed of light, piT is often referred to as the true value of
pseudorange from the user to the satellite i, tsi is referred to as the true
time of transmission from satellite i, and tu is the true time of reception.
From a practical point of view, it is difficult, if not impossible, to obtain
the correct time from the satellite or the user. The actual satellite clock
time t′si and the actual user clock time t
′
u are related to the true time as
given in Equation 2.19.
t
′
si = tsi + ∆bi
t
′
u = tu + but
(2.19)
where ∆bi is the satellite clock error and but is the user clock error.
The measured distance is called pseudorange ρ because it is the range
determined by multiplying the signal propagation velocity c (speed of light)
with the time difference between two non synchronized clocks (the satellite
clock and the receiver clock). The measurement contains:
1. The geometric satellite-to-user range;
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2. An offset attributed to the difference between system time and the
user clock;
3. An offset between system time and satellite clock.
Besides the clock errors, there are other factors affecting the pseudorange
measurements as given in Equation 2.20.
ρi = ρiT + ∆Di − c · (∆bi − but) + c · (∆Ti + ∆Ii + vi + ∆vi) (2.20)
where ∆Di is the satellite position error effect on the range, ∆Ti is the
tropospheric delay error, ∆Ii is the ionospheric delay error, vi is the receiver
measurement noise error, and ∆vi is the relativistic time correction.
If not corrected, these errors will nevertheless cause an inaccuracy on the
user position. As the user clock error cannot be corrected through the
received information, it will remain as an unknown. As a result, Equa-
tion 2.17 has to be modified as given in Equation 2.21.
ρ1 =
√
(x1 − xu)2 + (y1 − yu)2 + (z1 − zu)2 + bu
ρ2 =
√
(x2 − xu)2 + (y2 − yu)2 + (z2 − zu)2 + bu
ρ3 =
√
(x3 − xu)2 + (y3 − yu)2 + (z3 − zu)2 + bu
ρ4 =
√
(x4 − xu)2 + (y4 − yu)2 + (z4 − zu)2 + bu
(2.21)
where bu is the user clock bias error expressed in distance, which is related
to the quantity but by bu = c · but. In Equation 2.21, four equations are
needed to solve for four unknowns xu, yu, zu, and bu. Thus, in a GPS
receiver, a minimum of four satellites is required to solve for the three-
dimensional user position.
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2.6.4 User position from pseudoranges
One common way to solve Equation 2.21 is to linearize them. The above
equations can be written in a simplified form as given in Equation 2.22.
ρi =
√
(xi − xu)2 + (yi − yu)2 + (zi − zu)2 + bu (2.22)
where i = 1, 2, 3, 4, and xu, yu, zu, and bu are the unknowns. The
pseudorange ρi and the positions of the satellites xi, yi, zi are known.
Differentiate Equation 2.22 leads to Equation 2.23.
δρi =
(xi − xu) · δxu + (yi − yu) · δyu + (zi − zu) · δzu√
(xi − xu)2 + (yi − yu)2 + (zi − zu)2
+ δbu
= (xi − xu) · δxu + (yi − yu) · δyu + (zi − zu) · δzu
ρi − bu + δbu
(2.23)
where δxu, δyu, δzu, and δbu can be considered as the only unknowns. The
quantities xu, yu, zu, and bu are treated as known values with assumed
initial values. From these initial set of values, a new set of δxu, δyu, δzu,
and δbu can be calculated. These values are used to modify the original xu,
yu, zu, and bu to find another new set of solutions which can be considered
again as known quantities. This process continues until the absolute values
of δxu, δyu, δzu, and δbu are very small and within a certain predetermined
limit. The final values of xu, yu, zu, and bu are the desired solution. This
method is often referred to as the iteration method.
With δxu, δyu, δzu, and δbu as unknowns, the above equation becomes a set
of linear equations. This procedure is often referred to as linearization. The
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above equation can be written in matrix form as given in Equation 2.24.
δρ1
δρ2
δρ3
δρ4

=

α11 α12 α13 1
α21 α22 α23 1
α31 α32 α33 1
α41 α42 α43 1

·

δxu
δyu
δzu
δbu

(2.24)
where
αi1 =
xi − xu
ρi − bu ; αi2 =
yi − yu
ρi − bu ; αi3 =
zi − zu
ρi − bu . (2.25)
The solution of Equation 2.24 is given in Equation 2.26.

δxu
δyu
δzu
δbu

=

α11 α12 α13 1
α21 α22 α23 1
α31 α32 α33 1
α41 α42 α43 1

−1
·

δρ1
δρ2
δρ3
δρ4

(2.26)
where [ ]−1 represents the inverse of the α matrix. This equation obviously
does not provide the needed solution directly but it can be obtained from
it. In order to find the desired position solution, this equation must be used
repetitively in an iterative way. To determine whether the desired result is
reached, a quantity (called Geometric Dilution Of Precision (GDOP)) can
be defined as given in Equation 2.27.
GDOP =
√
δx2u + δy2u + δz2u + δb2u (2.27)
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When this value is less than a certain predetermined threshold, the itera-
tion will stop and the position is said to be “determined”. Sometimes, the
clock bias bu is not included in Equation 2.27.
2.6.5 Position with more than four satellites
When more than four satellites are available, a more popular approach to
solve the user position is to use all the satellites so the position solution
can be obtained in a similar way. If there are n satellites available with
n > 4, Equation 2.22 can be written as given in Equation 2.28.
ρi =
√
(xi − xu)2 + (yi − yu)2 + (zi − zu)2 + bu (2.28)
where i = 1, 2, 3, . . . , n. The only difference between this equation and
Equation 2.22 is that n > 4.
Linearizing Equation 2.28 results in Equation 2.29.
δρ1
δρ2
δρ3
δρ4
...
δρn

=

α11 α12 α13 1
α21 α22 α23 1
α31 α32 α33 1
α41 α42 α43 1
...
...
...
...
αn1 αn2 αn3 1

·

δxu
δyu
δzu
δbu

(2.29)
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where
αi1 =
xi − xu
ρi − bu ; αi2 =
yi − yu
ρi − bu ; αi3 =
zi − zu
ρi − bu . (2.30)
Equation 2.29 can be written in a simplified form as given in Equation 2.31.
δρ = α · δx (2.31)
where δρ and δx are vectors and α is a matrix.
They can be written as given in Equation 2.32.
δρ =
[
δρ1 δρ2 · · · δρn
]T
δx =
[
δxu δyu δzu δbu
]T
α =

α11 α12 α13 1
α21 α22 α23 1
α31 α32 α33 1
α41 α42 α43 1
...
...
...
...
αn1 αn2 αn3 1

(2.32)
where [ ]T represents the transpose of the matrix. Since α is not a square
matrix, it cannot be inverted directly, but Equation 2.29 is still a linear
equation. If there are more equations than unknowns in a set of linear
equations, the least-squares approach can be used to find the solution.
The pseudoinverse of the α matrix can be used to obtain the solution that
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is
δx = [αT · α]−1 · αT · δρ (2.33)
From this equation, the values of δxu, δyu, δzu, and δbu can be found. In
general, the least-squares approach produces a better solution than the one
obtained from four satellites because more data is used.
2.7 Summary
This chapter gave an overview of the GPS signal characteristics and the dif-
ferent processing blocks of a generic GNSS receiver, including the tracking
loops and the navigation solution.
The transmitted signals can only be recovered thanks to the spread-spec-
trum modulation as the received signal power level on Earth lies below the
thermal noise floor. Thereto, every satellite transmits its own spreading
sequence (called pseudorandom noise (PRN) code) which makes it possible
to find the corresponding satellite in the picked up signal by correlating the
received signal with the corresponding locally generated PRN code. If the
satellite is present in the signal and if the PRN codes are perfectly aligned,
a peak can be detected in the correlation output.
Three different acquisition architectures, processing the signal either in
the time or in the frequency domain, have been presented. The acquisition
stage determines – for every satellite – the beginning of the PRN code in
the incoming signal and the Doppler frequency shift caused by the motion
of the satellite and the receiver itself. The transmitted carrier frequency
can be shifted by up to ± 10 kHz and this offset has to be determined
precisely to remove any residual frequency component on the signal.
56 2.7. Summary
The next section explained the tracking stage, starting with the description
of a first and second order PLL. Afterwards, the architecture for the code
and carrier tracking is presented together with the corresponding discrim-
inators.
The chapter is closed with the description of the navigation solution that
showed that at least four satellites are required to determine a valid 3D-
position (the forth satellite is required due of the unknown time).
Chapter 3
Software receivers
3.1 Introduction
This chapter provides a definition of the term Software Receiver (SR) and
describes some of the challenges and the current status of real-time software
receivers. It starts with a short history and then gives an overview of
the importance and the impact of this concept, i.e. what are the main
advantages of software receivers and where can they be used? Afterwards,
some of the challenges are explained, as well as an estimation of the needed
processing power. The last section covers the existing solutions, mainly the
algorithm side, i.e., how are current software receivers implemented and
how do they overcome the challenges presented before?
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3.2 History
Until the late 1980s, almost all radio designs were based on hardware tech-
nology. This is mainly because it was the only technology able of handling
the requirements in terms of processing power and speed. In the early
1990s, the U.S. military services were facing several communication-related
challenges such as ensuring communication with current allies, offering a
global support structure, and controlling the (often tremendous) costs of
R&D and purchasing. At that time, military radio designs were optimized
for a single, specific field application and typically designed for a 30-year
development life span. During the 1990s, commercial applications started
to drive the global technology development so that the effective lifetime of
a commercial component fell to less than two years.
Influenced by this change in equipment design and development environ-
ment, a U.S. Department of Defense (DoD) project named ’Speakeasy’
was undertaken with the objective of finding and proving a concept of a
programmable waveform, multiband, multimode radio [20]. The Speakeasy
project demonstrated the approach that is valid for most software receivers:
the Analog-to-Digital Converter (ADC) is placed as close as possible to the
antenna and all baseband functions that receive digitized IF data input
are processed in a programmable microprocessor using software techniques
rather than hardware elements, such as correlators.
Until the late 1990s, due to the limited processing power of available mi-
croprocessors, the most time and resource consuming signal operations
(like the correlation) could only be practically implemented in hardware.
However, with the development and availability of new and more power-
ful CPUs and DSPs and new algorithms, it became possible to implement
(some of) these operations in software.
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In 1990, researchers at the NASA/Caltech Jet Propulsion Laboratory in-
troduced a signal acquisition technique for CDMA systems that was based
on the FFT. This technique was extended by the work of researchers at
the Technical University of Delft using FFT and inverse-FFT-based signal
acquisition for GPS [16], [21]. Since then, this method has been widely
adopted in GNSS software receivers because of its simplicity and efficiency
of processing load.
In 1996, researchers at Ohio University provided a direct digitization tech-
nique – called the bandpass sampling technique – that allowed the placing
of the ADCs closer to the RF portions of GNSS software receivers. Until
this time, the implemented software receiver or software-defined receivers
(SDR) in university laboratories post-processed the data due to the lack of
processing power mentioned earlier.
However, the GNSS SR boom really started with the development of real-
time processing capability, mainly with the Ph.D. thesis of D. Akos [22].
In that work, the core concepts were implemented and 30 seconds of GPS
data were processed until a position fix was achieved. To demonstrate the
flexibility, GLONASS signals were successfully acquired and tracked. The
work by Akos performed all the signal processing in post-processing mode,
but soon thereafter, a real-time implementation was achieved on a DSP
and on a general-purpose PC. This was first accomplished on a digital
signal processor (DSP) and later on a commercial conventional personal
computer (PC) [23]. Today, the DSPs are more and more replaced by
specialized processors for embedded applications.
Another precursor in the field of SR was Philip Mattos who published
already in 1989 an article about a “low-cost hand-held GPS navigation
system receiver” where he implemented the correlation process on a trans-
puter (transistor computer) developed by Inmos [24].
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3.3 Importance of software receivers
The idea of a software receiver is to realize the data processing blocks,
implemented on traditional receivers in hardware, in software and to sam-
ple the analog input signal as close to the antenna as possible. Thus, the
hardware is reduced to the minimum (e.g., antenna and analog to digital
converters) while all the signal processing is done in software. As cur-
rent mobile devices (such as personal digital assistants and smartphones)
include more and more computing power and system features it becomes
possible to integrate a complete GNSS receiver with very few external com-
ponents.
One advantage of a software receiver lies clearly in the possibility to realize
a low cost solution as the – already available – system resources, such as
the calculation power and system memory, can be employed and a spe-
cific GNSS baseband chip can be avoided. The receiver can interact more
flexibly with other software running on the same system. Provision of aid-
ing data via the mobile phone data link, for example, can be more easily
achieved. Also, integration with other sensors (e.g., WLAN) or any other
user software provides potential advantages in obtaining an integrated po-
sition solution.
Analog
Components ASIC FPGA
Microprocessor
(assembly 
language)
Microprocessor
(high level
language)
Available processing ratehigh low
Level of flexibility highlow
Figure 3.1: Processing rate versus level of flexibility
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Another advantage resides in the flexibility (as shown in Figure 3.1) for
adapting to new signals and frequencies. Indeed, an update can easily be
performed by changing some parameters and algorithms in software while it
would require a complete re-development for a standard hardware receiver.
Updating capabilities may become even more important in the future as
the world of satellite navigation is in complete effervescence [25]:
◦ Europe is developing its own solution (named Galileo) that is foreseen
to be operational in early 2014 [7];
◦ China is about to undertake a fundamental re-development of its current
navigation system (named Compass);
◦ Russia is investing a huge amount of money in its GLONASS system to
bring it back to full operation;
◦ The U.S. GPS system will see some fundamental improvements during
the next few years with new frequencies and new modulation techniques.
At the same time, augmentation systems (either space based or land based)
will be developed all over the world. These future developments will in-
crease the number of accessible satellites available to every user, with the
advantage of better coverage and higher accuracy. However, to take full
advantage of the new satellite constellations and signals, new GNSS re-
ceivers and algorithms must be developed that can easily be adopted to
the new specifications of the signals and the modulation types. Therefore,
software receivers will gain high interest during the next years.
The disadvantages of a software solution compared to a hardware solution
include increased processing load and power consumption. Today, the pro-
cessing load necessary to track one satellite signal varies between 3 and 20
MIPS in commercially available products, depending on the power of the
received signal [13].
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3.4 Definition and types
The definition of a SR always brings some confusion among researchers
and engineers in the field of communications and GNSS. For example, a
receiver containing multiple hardware parts which can be reconfigured by
setting a software flag or a hardware pin of the chipset is regarded by
some communication engineers to be a SR (although the term Software-
Defined Radio (SDR) or even Parameter-controlled SDR (PaC-SDR) is
more appropriate). In this document, however, only the widely accepted
SR definition in the field of GNSS is considered, that is: a receiver in
which all the baseband signal processing is performed in software by a
programmable unit (processor). A SR is not tailored to a specific chip
or platform, and it is therefore possible to reuse its code across different
underlying architectures.
Post-
processing
Software
receivers
FPGA PC based
Figure 3.2: Software receiver types
Nowadays, software receivers can be grouped in three main categories as
shown in Figure 3.2:
◦ The first category regroups all the receivers that are based on FPGA.
These receivers are sometimes also referred to the domain of SR as they
can be reconfigured in the field by software or because a CPU can be
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implemented directly into the FPGA (such as the NIOS II processor
[26]).
◦ The second category, post-processing receivers includes, among others,
the countless software tools or lines of code for testing new algorithms
and for analyzing the GNSS signal, for example, to investigate GPS
satellite failure or to decrypt unpublished codes.
◦ Finally, the third category is the PC based real-time capable SR group.
This category includes the receivers that perform a real-time operation
in software, running on a standard computer or an embedded system.
Only the last category (real-time PC based software receivers) will be fur-
ther considered in this document.
3.5 An ideal software receiver
A rather extensive definition was given by Joseph Mitola who coined the
term Software Radio in 1992. Although he is talking about a general ra-
dio (i.e., not only for the satellite communication frequency bands), his
definition can be very well adopted for GNSS software receivers.
A software radio is a radio whose channel modulation wave-
forms are defined in software. [. . . ] The receiver employs a
wideband ADC that captures all of the channels of the soft-
ware radio node. The receiver then extracts, downconverts and
demodulates the channel waveform using software on a gen-
eral purpose processor. Software radios employ a combination
of techniques that include multi-band antennas and RF con-
version; wideband ADC; and the implementation of IF, base-
band and bitstream processing functions in general purpose
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programmable processors. The resulting software radio in part
extends the evolution of programmable hardware, increasing
flexibility via increased programmability. [27]
This means, that instead of using analog circuits or a specialized Digital
Signal Processor (DSP) to process the radio signal, the digitized signal is
processed by an architecture independent high level software running on a
general purpose processor.
Antenna
A/D
converter
Software
Figure 3.3: Scheme of ideal software receiver
In the ideal case, the only hardware needed beside a computer is an antenna
and an analog-to-digital converter. A SR would thus look as depicted in
Figure 3.3. The transmitted radio signal is picked up by an antenna and
then fed into an ADC to sample it. Once digitized, the signal is sent to
some general purpose computer (e.g., an embedded PC) for processing.
3.6 Challenges
This section describes some of the challenges when realizing the ideal soft-
ware receiver (as seen in Section 3.5) or when a classical hardware approach
is directly converted to software. The discussion will include the following
aspects:
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1. Data rate;
2. Signal sample conversion;
3. Real-time baseband processing.
For each point, a brief estimation of the needed processing power is given
that shows why this aspect can be considered as a challenge. A more
detailed calculation of the different blocks of a software receiver can be
found in Section 3.7.
3.6.1 Data rate
The ideal software receiver would place the ADC as close as possible to
the antenna in order to reduce the hardware parts to the minimum (see
Figure 3.3). In that sense, the most straightforward approach consists in
digitizing the data directly at the antenna without pre-filtering or pre-
processing. But as the Nyquist theorem must be fulfilled, this translates
into a data rate that is – for the time being – too high to be processed by
a microprocessor.
Considering the GPS L1 signal and assuming 1 quantization bit per sample,
this leads to the following values:
FGPSL1 = 1.575 GHz
Fs ≥ 2 · FGPSL1 = 3.15 GHz
Data rate ≥ 3.15 GBit/s ≈ 394 MB/s
(3.1)
This data rate is relatively difficult to handle even for today’s available
computer systems. Not only the interface between the RF front-end and
the computer has to support this speed, but the computer must also be
able to handle the data in real-time. Another exigence arises if the data has
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to be saved locally (either for post-processing or for later data analysis).
It is important to note that the number of quantization bits is directly
proportional to the data rate (doubling the number of quantization bits
also doubles the data rate).
In order to reduce the resulting data rate, a solution such as a low in-
termediate frequency (low IF) or a sub-sampling analog front-end can be
chosen.
In a low IF front-end, the incoming signal is down-converted to a lower
intermediate frequency of several megahertz. This allows working with a
sampling (and a resulting data) rate that can be more easily handled by a
microprocessor.
The sub-sampling technique exploits the fact that the effective signal band-
width is much lower than the carrier frequency (BWGPSL1 = 2 MHz ↔
FGPSL1 = 1.575 GHz). Therefore, not the carrier frequency but the signal
bandwidth of the GNSS signal must be respected by the Nyquist theorem
(assuming appropriate band-pass filtering). In this case, the modulated
signal is under-sampled to achieve frequency translation via intentional
aliasing. Again, if the GPS L1 signal is taken as an example with 1 quan-
tization bit per sample, this leads to the following values:
BWGPSL1 = 2 MHz
Fs ≥ 2 · BWGPSL1 = 4 MHz
Data rate ≥ 4 MBit/s ≈ 394 kB/s
(3.2)
However, as the sub-sampling approach causes a degradation of the C/N0
value (see Section 2.3) and is still difficult to implement due to current
hardware and resources limitations (e.g., BWADC ≥ 2 ·BWGPSL1), a more
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classical solution based on an analog IF down-conversion is often used.
That means that the signal is first down-converted to an intermediate fre-
quency of several megahertz and afterwards digitized, resulting in a slightly
higher data rate than for the sub-sampling technique. However, the sub-
sampling approach is currently often used for bringing the signal at IF to
baseband.
3.6.2 Signal sample conversion
Navigation signals within a software receiver are usually represented by
integer samples of a given bit size. The term “signal” refers to both the re-
ceived navigation signal(s) and the internally generated signal(s). Usually,
a low number of bits is sufficient to represent those signals. Representing
a GNSS signal with 3 bits causes a loss of 0.2 dB (in the absence of inter-
ference); internally generated sine/cosine carriers can be represented by a
1 bit amplitude causing a loss of 0.9 dB [13].
Two hardware-related factors are present that determine more rigorously
how many bits shall be used to represent the signals. They are:
1. The number of bits provided by the ADC or the maximum bandwidth
between the ADC and the PC;
2. The optimal integer format supported by the CPU.
Consequently, a conversion of the input ADC bits to the best internal
working format of the CPU is generally needed. T. Pany made in his latest
book [13] a calculation of the needed processing power for the required bit
conversion operation. He based his algorithm on a lookup table method
where the input value (of a given bit size and format) is used as an index
of a precomputed table, and the table entries represent the output values
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(of a different bit size and format). Using a lookup table method avoids
arithmetic calculations that are otherwise required for the conversion. One
disadvantage of this method is that it requires frequent memory accesses.
The numerical performance was evaluated by converting 2 bit input values
into 16 bit output values. The input stream contains in each byte two 2
bit values in the LSB positions. The two 2 bit values are converted into
two 16 bit values in one step and the 16-values are represented as one 32
bit value. The code is written directly in the assembler language and one
loop cycle (i.e., converting two values) takes 10.96 clock ticks on a test
system. The system is running at a CPU clock speed of 2.26 GHz, thus
412 Msamples can be converted per second. This value is compared to
the needs of a triple-frequency GNSS software receiver with a sampling
frequency of 40.96 MHz. It was found that the conversion (which is a more
or less trivial operation) consumes 28% of the maximum CPU load on the
test system. It was also demonstrated that the most time consuming (or
clock-tick consuming) instruction is the lookup operation, taking 7.81 clock
ticks on average (on a total of 10.96 clock ticks).
It is almost impossible to optimize the code. One small possibility is to
keep the lookup table itself in the CPU’s L1 cache, but the input and
output streams have – nevertheless – to be read/written from/to the main
memory.
3.6.3 Baseband processing
Real-time carrier generation and mixing
In hardware receivers, the local carrier replicas are normally generated
in real-time by the means of a NCO which performs the role of a digital
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waveform generator by incrementing an accumulator by a per-sample phase
increment. The resulting value is then converted to the corresponding
amplitude value in order to recreate the waveform at any desired phase
offset. The frequency resolution of a 32 bit accumulator is typically in the
range of a few millihertz and the sampling frequency in the range of a few
megahertz. Assuming that a lookup table (LUT) address can be obtained
with 2 logical operations (one shift and one mask) and the corresponding
LUT value read with 1 memory access – which is quite optimistic – the
amount of needed operations to generate and mix the complex waveforms
in a complex IF architecture is given in Table 3.1. The exact calculations
of these values can be found in Section 3.7.2.
Total integer additions 3 ·Nch · Fs · Tint
Total integer multiplications 4 ·Nch · Fs · Tint
Total logical operations 3 ·Nch · Fs · Tint
Table 3.1: Number of required operations for carrier
generation and mixing in a complex IF architecture
On an older Intel Pentium 4 processor an integer addition takes one clock
cycle, while an integer multiplication takes 14 clock cycles [28]. If the
equations above are transformed into numerical values (assuming a 12-
channel GPS receiver with an integration time of 1 ms and a sampling
frequency of 4 MHz), a total number of 2.83 · 109 clock cycles is obtained
per second (only integer additions and multiplications). This corresponds
to a CPU running at roughly 2.9 GHz – considering only the operations
for generating and mixing the carrier. This value clearly shows that a
real-time generation in software is not possible in the same way as in a
hardware implementation.
70 3.6. Challenges
Correlation throughput
The correlators are probably the most important part of a GNSS receiver.
The correlation algorithm performs three tasks:
1. Down-converting the signal affected by a Doppler shift to baseband;
2. Multiplying the baseband signals with locally generated PRN se-
quences;
3. Accumulating the result over a given integration time.
G. Heckler made an estimation of the needed processing power to perform
the real-time correlation for a 12-channel receiver [29]. He considers a 12-
channel receiver with 3 correlators per channel (early, prompt, and late)
and an integration time of 1 millisecond. These parameters give a required
correlation bandwidth of the software receiver of 36’000 correlations/second
to achieve real-time performance. In order to retain the responsiveness of
the PC running a modern multi-tasking OS, the software receiver should
be limited to 50% CPU load. Thus the microprocessor must be able to
achieve 72’000 correlations/second in an idealized benchmark.
He used a processor purchased in 2006 that runs at 2.0 GHz, a rate of
2 · 109 clock cycles per second. Such a processor could allot 27’777 clock
cycles to achieve a single correlation [29]. This value was assumed to be
a practical upper bound on the number of clock cycles a correlation can
require. Today, this value would be smaller as the internal architecture of
the processor was optimized during the last 4 years. But nevertheless, the
following considerations stay the same and the final conclusion will not be
very different.
To capture the complete main lobe of the C/A code signal, a minimum
sample rate of 2.046 · 106 samples/second (for complex value) or 4.092 ·
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106 samples/second (for real values) would be required. Thus, the C/A
code correlation will operate on a vector, IF , of 2’046 or 4’096 samples.
G. Heckler took the example of real data, so the vector is 4’096 samples
long. To produce a complex correlation for real data, the algorithm is the
following:
1. Generate the in-phase carrier removal vector, C ;
2. Generate the quadrature carrier removal vector, S;
3. Generate the C/A code replica, PRN ;
4. Multiply the IF by the PRN vector;
5. Multiply IF ·PRN by C and accumulate to generate the in-phase
correlation;
6. Multiply IF ·PRN by S and accumulate to generate the quadrature
correlation.
If the computational cost of the generation of the carrier removal vectors
and the C/A code replica are ignored (point 1 – 3), it takes three multipli-
cations and two additions, per sample, to generate the complex correlation.
For the entire 4’092 sample vector, the approximate number of operations
is 12’000 multiplications and 8’000 additions.
The cycle count for the 4’092 sample vector is approximately 130’000 versus
the 27’777 cycle limit established previously (taking the same number of
required clock cycles for the two operations for a Pentium 4 CPU as above).
An initial look at the correlation algorithm clearly indicates that a real-time
operation of 12 correlators is not possible.
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3.7 Existing solutions and their complexity
This section describes the needed processing power of different architec-
tures and algorithms in a GNSS receiver. The first part will analyze the
number of integer operations needed for the correlation in a real and in
a complex IF architecture. Then the different acquisition methods are
analyzed and compared in terms of needed operations and finally, an esti-
mation of the FFT performance is given and the term number of equivalent
correlators will be explained.
3.7.1 Baseband processing architecture
The choice of the baseband processing architecture has an important im-
pact on the needed computational power. The advantages of choosing
either the real or the complex IF architecture will not be discussed in this
document, but can be found in [11].
Real IF architecture
In a real IF baseband architecture, the incoming signal is only represented
by the in-phase part (referenced hereafter to as I) as depicted in Figure 3.4.
The mathematical description of the II and IQ signal branches for the
carrier and Doppler removal can be found in Appendix C.
The amount of integer operations necessary to process the real baseband
signal for Nch channels (without the carrier and code generation) is given
in Table 3.2. These equations can be obtained directly by analyzing Fig-
ure 3.4.
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Figure 3.4: Real IF baseband processing architecture
Additions Multiplications
Carrier mixing 0 2 ·Nch · Fs · Tint
Code mixing 0 2 ·Nch ·Ncor · Fs · Tint
Accumulation 2 ·Nch ·Ncor · Fs · Tint 0
Total 2 ·Nch ·Ncor · Fs · Tint 2 ·Nch · Fs · Tint · (Ncor + 1)
Table 3.2: Number of required operations for a real IF architecture
Complex IF architecture
In a complex IF baseband architecture, the incoming signal is complex
(quadrature part hereafter denoted as Q) as illustrated in Figure 3.5.
Since there are two separate input channels, the Nyquist condition becomes
FsIQ = Fs/2 > BW , thus the sampling frequency can be divided by two
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Figure 3.5: Complex IF baseband processing architecture
without loosing any information.
The mathematical description of the different signal branches and the corre-
sponding recombinations for the carrier and Doppler removal can be found
in Appendix C.
The incoming signal is sequentially processed at the system sampling fre-
quency Fs for:
◦ Residual carrier (Doppler) removal;
◦ PRN code removal;
◦ Integration and dump.
The amount of integer operations necessary to process the complex base-
band signal (without the carrier and the code generation) is given in Ta-
ble 3.3.
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Additions Multiplications
Carrier mixing 0 4 ·Nch · FsIQ · Tint
I & Q recomb. 2 ·Nch · FsIQ · Tint 0
Code mixing 0 2 ·Nch ·Ncor · FsIQ · Tint
Accumulation 2 ·Nch ·Ncor · FsIQ · Tint 0
Total Nch · Fs · Tint · (Ncor + 1) Nch · Fs · Tint · (Ncor + 2)
Table 3.3: Number of required operations
for a complex IF architecture
Comparison
Considering the configuration with Nch = 12, Ncor = 3, Tint = 1 ms and
Fs = 4 MHz, the numerical values for the number of needed operations of
the two architectures is given in Table 3.4.
Additions Multiplications
Real IF architecture 2.88 · 105 3.84 · 105
Complex IF architecture 1.92 · 105 2.40 · 105
Table 3.4: Comparison of numerical values of required operations
for a real and a complex IF baseband architecture
Although the complex IF baseband requires additional adders and mixers,
the global amount of operations is reduced (by 30% in the given example).
This is due to the reduced sampling frequency. In terms of performance
requirements and complexity, the complex IF baseband architecture is well
suited for a software receiver implementation.
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3.7.2 Carrier generation and mixing algorithms
The local generation of a carrier replica is necessary to be able to perform
the Doppler frequency removal. The trigonometric functions available in
many compilers and the Taylor series decomposition are too inefficient for
a real-time sine and cosine computation and can therefore not be used for
the carrier generation in a software receiver.
Real-time generation and mixing with integer arithmetic
In hardware receivers, the real-time carrier generation is generally achieved
by the means of a NCO. The process is illustrated in Figure 3.6.
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Figure 3.6: NCO generating a 2 bit quantized waveform
The generated frequency Fcar depends on the accumulator bit-width W
and is proportional to the sampling clock Fs and the phase increment
NCOinc, as given in Equation 3.3.
Fcar =
Fs ·NCOinc
2W (3.3)
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The NCO resolution increases with the width W of the accumulator and
is given by Equation 3.4.
∆Fcar =
1
2 ·
[
Fs · (NCOinc + 1)
2W −
Fs ·NCOinc
2W
]
= Fs2W+1 (3.4)
The frequency resolution is typically in the range of a few millihertz for a
32 bit accumulator and a sampling frequency of a few megahertz.
Assuming that a LUT address can be obtained with 2 logical operations
(1 shift and 1 mask) and the corresponding LUT value with 1 memory
access – which is quite optimistic – the amount of operations needed for
the generation and the mixing of the carrier in a complex IF architecture
is given in Table 3.5. The number of logical operations corresponds to
3 ·Nch · Fs · Tint and is not included in the table for a clearer view.
Additions Multiplications
Carrier generation 1 ·Nch · Fs · Tint 0
Carrier mixing 0 4 ·Nch · Fs · Tint
Carrier recombination 2 ·Nch · Fs · Tint 0
Total 3 ·Nch · Fs · Tint 4 ·Nch · Fs · Tint
Table 3.5: Number of required operations for
carrier generation and mixing with integer arithmetic
Considering the configuration with Nch = 12, Tint = 1 ms and Fs = 4 MHz,
the numerical values for the number of needed operations of the real-time
carrier generation with integer arithmetic is given in Table 3.6.
The real-time carrier generation and mixing is computationally expensive
and is consequently not implemented this way in real-time software re-
ceivers. However, Single Instruction Multiple Data (SIMD) operations (see
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Additions Multiplications Logicaloperations
Real-time carrier
generation and mixing 1.44 · 10
5 1.92 · 105 1.44 · 105
Table 3.6: Numerical values of required operations for real-time
carrier generation and mixing with integer arithmetic
Section 3.8.1) can be advantageously used to parallelize the computations
and speed up the processing time. For example, the phase accumulation
and the carrier mixing can be performed concurrently for several channels.
Lookup method I
This method was first introduced by Ledvina in [30]. He pre-computed
different carrier frequencies at the desired Doppler frequencies and stored
them in a lookup table. As it would require several gigabytes of memory
to store all the possible frequencies, the values are recorded on a coarse
frequency grid with zero phase and at the RF front-end sampling frequency
(i.e., in an over-sampled representation). The limited number of available
carrier frequencies introduces a supplementary mismatch δf in the Doppler
frequency removal process which causes a correlation loss. In order to
recreate an estimation of what would have been computed with the correct
frequency and phase, the accumulation results are rotated properly to δf .
A decrease of the C/N0 value is expected from using an inexact frequency.
The worst-case decrease is expressed as a function of the frequency grid
spacing ∆f and is given by Equation 3.5 [31].
∆SNR = 20 · log10
(
sin(pi ·∆f · Tint)
pi ·∆f · Tint
)
(3.5)
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Thus, a ∆f of 175 Hz causes a worst-case SNR loss of 0.44 dB for Tint =
1 ms.
Assuming a Doppler frequency range of ± 10 kHz, 134 different frequency
bins with a resolution of 150 Hz, and a sampling frequency of 4 MHz, the
memory requirements are given in Table 3.7.
Carrier quantization Memory requirement
1 bit 134 kB
2 bit 268 kB
3 bit 402 kB
Table 3.7: Memory requirement for LUT method I
To keep the SNR loss constant, longer coherent integration time requires
a finer grid spacing and consequently more memory. However, the table
grid method stays computationally more efficient than the real-time carrier
generation. The amount of integer operations to perform the Doppler
removal operation in a complex IF architecture is given in Table 3.8.
Additions Multiplications
Carrier generation 0 0
Carrier mixing 2 ·Nch · Fs · Tint 4 ·Nch · Fs · Tint
Rotation 2 ·Nch ·Ncor 4 ·Nch ·Ncor
Total 2·Nch ·(Fs ·Tint+Ncor) 4·Nch ·(Fs ·Tint+Ncor)
Table 3.8: Number of required operations for LUT method I
This method was published in [32], but the patent was withdrawn. The
pre-generation of the carrier is very popular for the implementation of a
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software receiver [33], [34], [35] and it allows avoiding the power-hungry
real-time computation of the carrier replicas.
The lookup table method is a computationally very interesting alternative
to the real-time generation of the carrier. However, it requires a non neg-
ligible amount of memory that increases even more with the integration
time: a longer coherent integration time requires a finer grid to keep the
SNR loss to a reasonable level.
Lookup method II
Based on the same principle as [30], the following method was proposed
and patented by Normark in [36]. He pre-computes a set of carrier fre-
quency candidates to be stored in a memory with a short access time. The
grid spacing is selected such as to minimize the loss due to the Doppler
frequency mismatch (a 10 Hz resolution is typically chosen). Furthermore,
to provide a phase alignment capability of the generated carriers, a set
of initial phases is also provided for each possible Doppler frequency, as
illustrated in Figure 3.7.
Contrarily to the lookup method I and thanks to the phase alignment capa-
bility, the number of sampling points must not obligatory correspond to an
entire acquisition period. Therefore, the length of the frequency candidate
vector can be chosen with respect to the available memory and becomes
quasi independent of the sampling frequency.
Assuming a Doppler range of ± 10 kHz, 1’000 frequency bins with a reso-
lution of 10 Hz, 8 phase bins with a resolution of pi/4 , and a vector length
of 512 samples, the memory requirements are given in Table 3.9. As the
memory already holds initial phase offsets with a resolution of pi/4, the
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Figure 3.7: Set of carrier frequency candidates with initial phases [36]
quadrature component of the pre-generated carrier can directly be read
from the table and does not need to be stored separately.
Carrier quantization Memory requirement
1 bit 512 kB
2 bit 1 MB
3 bit 2 MB
Table 3.9: Memory requirement for LUT method II
This method is an alternative implementation of the lookup method I. The
finer frequency grid compensates for the Doppler frequency mismatch at
the cost of increasing memory requirements. The set of different initial
phase offsets offers alignment capabilities. However, the side effect of the
phase discontinuities between two successive data blocks was not discussed
in [36].
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Advanced lookup method
The following method was introduced by Petovello in [37] (patent with-
drawn). The principle is to perform the Doppler removal concurrently for
all received satellite signals. The algorithm is implemented as a lookup
table containing one single frequency and the carrier removal process is
performed for all channels with the same unique frequency. Considering
a Doppler range of ±10 kHz and a typically integration time of 1 ms, the
frequency error results in unacceptable losses of the SNR. To overcome
this problem, the integration interval Tint is split into M sub-intervals, as
described in Equation 3.6.
I˜kl(t) =
M∑
n=1
I˜nkl(t)
Q˜kl(t) =
M∑
n=1
Q˜nkl(t)
(3.6)
For each sub-interval, the partial accumulation is computed and the result
is rotated proportionally to the frequency mismatch. The algorithm can be
applied recursively and with the adequate selection of M , the total attenu-
ation factor can be limited to a reasonable value. A detailed mathematical
development is given in [37]. Compared to the lookup method, the author
claims an improvement of up to 30% with respect to the total complextiy
for both Doppler removal and correlation stages.
Regarding the computational complexity, the Doppler removal stage re-
mains unchanged with the difference that the operation is only performed
once for all satellites while the rotation needs be executed for each of the M
sub-intervals. The total amount of needed operations is given in Table 3.10.
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Additions Multiplications
Carrier generation 0 0
Carrier mixing 2 · Fs · Tint 4 · Fs · Tint
Rotation 2 ·Nch ·Ncor ·M 4 ·Nch ·Ncor ·M
Total 2 · (Fs · Tint +
Nch ·Ncor ·M)
4 · (Fs · Tint +
Nch ·Ncor ·M)
Table 3.10: Number of required operations for advanced LUT method
This algorithm remains difficult to implement in a software receiver. First,
the number of samples in one of more full C/A code varies with time
and consequently, it is not possible to hardcode the number of values Ns.
Second, the data samples are organized in word which will generally not
be aligned to the boundaries of M · Ns samples. Third, the number of
samples may not be divided by an arbitrary number of sub-intervals. The
algorithm is therefore slightly modified in order to accommodate this and
a mean power loss of 1 dB is admitted.
Although the theoretical concept is promising, the practical issues may
limit the implementation of this method. The efficiency of the algorithm
still needs to be evaluated in more detail, especially regarding the losses of
sensitivity introduced by the multiple rotations. Furthermore, the practical
implementation is not straightforward and requires some modifications that
introduce further sensitivity losses.
3.7.3 Code generation and mixing algorithms
The local generation of the PRN code sequences is necessary to be able to
perform the code removal.
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Real-time generation and mixing with integer arithmetic
The pseudorandom noise (PRN) codes transmitted by the GPS satellites
are deterministic sequences with noise-like properties. Each C/A code can
be generated in real-time using a tapped linear feedback shift register. But
in order to save processing power, it is preferable for software receivers to
compute the 32 codes oﬄine and to store them in memory. By the means
of a NCO, the code chip sequence is oversampled at the sampling frequency
Fs and then generated at the desired frequency of Fcode+Fdop/(Fs/Fcode).
In the same manner as for the carrier generation, the number of needed
operations for a complex IF architecture is given in Table 3.11. The number
of logical operations corresponds to 3 ·Nch ·Fs ·Tint and is not included in
the table for a clearer view.
Additions Multiplications
Code generation Nch · Fs · Tint 0
Code mixing 0 2 ·Nch ·Ncor · Fs · Tint
Code accumulation 2 ·Nch ·Ncor · Fs · Tint 0
Total Nch · Fs · Tint · (1 + 2 ·Ncor) 2 ·Nch ·Ncor · Fs · Tint
Table 3.11: Number of required operations for code
generation and mixing with integer arithmetic
The real-time generation of the local code replica is computationally ex-
pensive and is consequently seldom used this way for the implementation
of software receivers. However, SIMD operations (see Section 3.8.1) can be
advantageously used to parallelize the computation and speed up the code
generation and mixing.
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Lookup method with oversampled representation of the code
The following method was first proposed by Ledvina in [30]. The 32 PRN
codes are generated oﬄine, sampled at Fs, and stored in their oversampled
representation in memory. The term oversampled comes from the fact the
the sampling frequency Fs is higher than the nominal chip rate of 1.023
MHz, as shown in Figure 3.8.
Figure 3.8: Oversampled code representation
The generated table also includes a selection of m different code sampling
offsets toff allowing to align the code precisely enough, as given in Equa-
tion 3.7.
toff =
k
Fs ·m for 1 ≤ k ≤ m. (3.7)
where
m number of different sampling phases;
k integer value;
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The offset grid spacing is chosen to be large enough to guarantee sufficient
timing resolution for the tracking while keeping the table at a reasonable
size. For GPS applications, m is typically chosen such that the precision
PR of the code alignment is in the range of a few meters, as given in
Equation 3.8.
PR = c
Fs ·m [m] with c: speed of the light [m/s] (3.8)
Furthermore, as the code phase of the incoming signal is completely ran-
dom, the beginning of the first code chip is most probably not synchronized
with the beginning of a word and may occur anywhere within it. This can
be solved either by storing all the ns possible code phases in the memory
or by shifting the code appropriately during the tracking, as illustrated
in Figure 3.9. While the first solution increases the memory requirements
by a factor ns, the second requires further data processing (from 1 to ns
logical shift operations for each single word).
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11 1 10 0 0 0 0 0 0 0
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Figure 3.9: Code alignment (shifting by samples)
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Regarding the Doppler frequency compensation, all the PRN codes in the
table are assumed to have zero Doppler shift. The code phase errors due
to this hypothesis are eliminated by choosing a replica code from the table
whose midpoint occurs at the desired midpoint time. The only other effect
of the zero Doppler frequency shift assumption is a small correlation power
loss, which is not more than 0.014 dB (for an integration time of 1 ms) if
the magnitude of the true Doppler frequency shift is less than 10 kHz [32].
With a sampling frequency of Fs = 8 MHz, the memory requirements for
this method to save the 32 PRN codes is given in Table 3.12.
Alignment method Number ofcode offsets
Position
resolution
Memory re-
quirement
Logical shift 12 3.12 m 1 MB
Full phases storage 12 3.12 m 32 MB
Table 3.12: Memory requirement for saving the
oversampled version of all 32 PRN codes
The number of needed operations depends on the selected code alignment
method. By storing all possible code phases, the code generation is reduced
to simple memory accesses. On the other hand, the logical shift method
requires further logical operations for each word. The number of needed
operations is given in Table 3.13.
This method was published in [32], but the patent was withdrawn. The pre-
generation and storage of the code is very popular for the implementation
of a software receiver [35], [38], [39], [40], and [41].
This technique overcomes the high computational load inherent to the real-
time generation of the code. On the other hand, it requires an important
amount of additional memory to save all the code phases.
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Alignment
method Memory accesses Logical operations
Logical shift Nch ·Ncor · Fs · Tint/ns 0
Full phases storage Nch ·Ncor · Fs · Tint/ns Nch ·Ncor · Fs · Tint/2
Table 3.13: Number of required operations for
code generation with LUT
Real-time generation with oversampled version of the code
The following algorithm was introduced by Psiaki in [40] and by Ledvina in
[42]. The real-time generation of the GPS L2 codes is required as it becomes
impractical to store them entirely in an oversampled form (as the CM and
CL codes have a length of 10’230 and 767’250, respectively). The principle
consists in using a lookup table for translating any non-oversampled L chip
sequence and its phase offset into its oversampled representation. The L
value corresponds to the maximum number of chips spanning an entire
data word of ns bits, as depicted in Figure 3.10.
n -bits word 1s
Tchip
C1 C2 C3 C4 C5 C6 C1022 C1023
n -bits word 2s n -bits word Ns
Time
toff
n /Fs s
Figure 3.10: Relation between code chips and ns bits data words
For each of the 2L possible chip sequences, the table also includes a selection
of sampling offsets to perform the code alignment with a time resolution
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of Fs/m. The offset toff can then be chosen such as the Equation 3.9 is
fulfilled.
− tE−L2 < toff < Tchip −
tE−L
2 toff =
k
Fs ·m (3.9)
with
tE−L separation between the early and late code replicas;
1/(Fs ·m) table offset grid space.
Equation 3.9 keeps the offset range within a chip and guarantees that the
start of the first late chip occurs not later than the first sample and that
the end of the first late chip occurs not earlier than the first sample. This
relation determines a set of ktot = kmax−kmin+ 1 possible values of k and
allows the computation of L as given in Equation 3.10.
L =
⌊(
ns − 1
Fs · Tchip −
kmin
m · Fs · Tchip +
tE−L
2 · Tchip
)⌋
+ 2 (3.10)
The size of the table can now be determined with the parameters kmin,
kmax, and L. The table contains a selection of ktot sampling offsets associ-
ated to the 2L possible chip sequences, providing a total of ktot · 2L entries
for each version of the code (P, E, and L). The table is organized as a
counter with the first 2L entries tabulating the 2L possible chip sequences
associated to the offset toff min and so on, as shown in Table 3.14.
Thus, given any phase offset and chip sequence Ci, the corresponding table
index can be computed as given in Equation 3.11.
Index(k) = (k − kmin) · 2L +
L∑
i=1
Ci · 2L−i (3.11)
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Table entries Table outputs
Code phase offset Non-oversampled L chip
sequences
Oversampled code
kmin · Fs/m 00 · · · 00 Out(0)
kmin · Fs/m 00 · · · 01 Out(1)
...
...
...
kmin · Fs/m 11 · · · 11 Out(2L − 1)
...
...
...
kmax · Fs/m 00 · · · 00 Out(ktot · 2L − kmax)
kmax · Fs/m 00 · · · 01 Out(ktot · 2L− kmax + 1)
...
...
...
kmax · Fs/m 11 · · · 11 Out(ktot · 2L − 1)
Table 3.14: Real-time code generation with LUT method
From Equation 3.11, it is also possible to compute oﬄine all the ktot · 2L
table outputs. The challenge consists in efficiently determining the code
phase offsets in order to compute the table index corresponding to each data
word; this can be performed with a set of recursive iterations as described
in [42].
With a sampling frequency of Fs = 8 MHz, the memory requirements for
this method to save the tables for the P, E, and L versions of the code are
given in Table 3.15.
In addition to the lookup table, the algorithm still needs to compute each
word index. The author estimates the computational load to 36 integer
operations per word and per version of the code.
This method was published in [32], but the patent was withdrawn. As the
algorithm was introduced for the development of a dual (C/A and P code)
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Parameter Value
Number of subdivisions per sample period 12 m
Number of phase offsets toff 96
Word length ns 32
Number of chips per word L 6
Number of table entries 8192
Memory requirement 96 kB
Table 3.15: Memory requirement for real-time
code generation with LUT method
receiver where the saving of long codes is not possible, it provided no real
advantage for the C/A compared to the pre-computing method.
3.7.4 Serial search architecture
The serial search architecture performs a two-dimensional search: a code
phase sweep over all 1023 different code phases and a frequency sweep over
all possible carrier frequencies (affected by a Doppler offset), as shown in
Figure 3.11. The serial search architecture is depicted in Figure 2.5.
The equations to calculate the amount of integer operations is given in
Table 3.16.
Due to the high requirements in term of the needed amount of operations,
the implementation of the serial search architecture in a software receiver
solution was never mentioned.
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Figure 3.11: Serial search architecture search space
Additions Multiplications
Carrier mixing 0 2 ·Nch ·Nbin ·Nφ · Fs · Tint
Code mixing 0 2 ·Nch ·Nbin ·Nφ · Fs · Tint
Integration 2 ·Nch ·Nbin ·Nφ · Fs · Tint 0
Squaring 1 ·Nch ·Nbin ·Nφ · Fs · Tint 2 ·Nch ·Nbin ·Nφ · Fs · Tint
Total 3 ·Nch ·Nbin ·Nφ · Fs · Tint 6 ·Nch ·Nbin ·Nφ · Fs · Tint
Table 3.16: Number of required operations
for serial search architecture
3.7.5 Parallel code search architecture
The parallel code search architecture looks for a correlation peak in the
frequency domain by testing all code phases in parallel for a given Doppler
frequency. This is done by performing a circular cross correlation of the
input signal and the locally generated PRN code in the frequency domain.
After the correlation, an inverse FFT is performed to determine if a cor-
relation peak is present. If not, the operation is repeated with the next
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Doppler frequency bin by shifting the FFT components of the locally gen-
erated PRN code. The parallel code search architecture scheme is depicted
in Figure 2.7. As the Fourier transform of the locally generated PRN codes
can be pre-computed and stored oﬄine, each frequency bin search consists
in performing one Fourier transform and one inverse Fourier transform.
If the number of samples in a period of the PRN code is not a power of
2 (what is normally the case), the input signal must be carefully arranged
with zero padding [43].
Under the assumption that N is a power of 2, the complexity (either multi-
plications or additions) of aN point FFT can be estimated as: 5·N ·log2(N)(
radix-2 algorithm (Cooley and Tukey)
)
[44].
Furthermore, the uncertainty of a possible data bit transition for integra-
tion times longer than 1 ms has to be tackled. It might be necessary
to run the acquisition algorithm twice for each acquisition step to ensure
that one set of data will be free of a data bit transition (alternate half bit
method). As the data bit transition will not be considered in the following
estimations, the alternate half bit method will not be explained further.
The frequency shift into baseband (i.e., multiplication with a complex plane
wave in the time-domain) can also be performed in the frequency-domain as
well. The multiplication will be translated into a convolution with a single
Dirac function centered at the Fif + Fdop frequency. This corresponds
to perform a simple cyclic shift of the FFT frequency components (as
the spectrum of a FFT is periodic). However, as the Dirac function can
only be positioned with a limited frequency precision, a quantization is
therefore introduced on the demodulation frequency. The resolution ∆f of
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the position can be defined as
∆f = Fs
N
(3.12)
This means that a smaller FFT size N will result in a coarser frequency
resolution.
Whenever a FFT is used with a rectangular time window, the frequency
response is a sinc function (sin(x)/x). There is always the possibility that
an input frequency will fall exactly between two frequency bins, where
x = pi/2. When this situation occurs, the amplitude of the signal will drop
corresponding to Equation 3.13 [11].
20 · log
(
sin(x)
x
) ∣∣∣
x=pi/2
= 20 · log(0.6366) = −3.92 dB (3.13)
The loss L associated to the frequency mismatch δf coherently integrated
over Tint is given in Equation 3.14.
LdB = 20 · log10
[
sin(pi · δf · Tint)
pi · δf · Tint
]
(3.14)
Of course, the amplitude loss caused by the Doppler frequency mismatch
must be added to this value. In the absolute worst case, the maximum
frequency error is half a Doppler search bin plus half a DFT frequency bin.
Assuming that the baseband mixing is performed in the frequency domain
by a cyclic shift and that the FFT codes are pre-computed, the equations
to calculate the amount of integer operations for the parallel code search
algorithm are given in Table 3.17.
The parallel code search architecture is widely used in the implementation
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Additions Multiplications
FFT 5 ·Nbin ·N · log2(N) 5 ·Nbin ·N · log2(N)
IFFT 5 ·Nch ·Nbin ·N · log2(N) 5 ·Nch ·Nbin ·N · log2(N)
Mixing 2 ·Nch ·Nbin ·N 4 ·Nch ·Nbin ·N
Squaring 1 ·Nch ·Nbin ·N 2 ·Nch ·Nbin ·N
Total 5 ·Nbin ·N · log2(N) ·(Nch + 1) + 3 ·Nch ·Nbin ·N
5 ·Nbin ·N · log2(N) ·
(Nch + 1) + 6 ·Nch ·Nbin ·N
Table 3.17: Number of required operations
for parallel code search architecture
of software receivers and referenced in may papers such as [8], [23], [41],
[45], [46], [47], [48], [49], [50], and [51].
3.7.6 Parallel frequency search architecture
The parallel frequency search architecture looks for a correlation peak in
the frequency domain by testing all Doppler bins at once for a given code
phase. The baseband signal is multiplied with the locally generated PRN
code in order to form P consecutive partial correlations with a pre-detection
time Tcoh which is P times smaller than the integration time Tint. The P
results are then regrouped in a vector on which a N -point FFT is computed
where N ≥ P (if N > P , zero padding has to be applied). Assuming P
large enough, all Doppler bins are searched in parallel for a given code
phase. If no correlation peak is detected, the operation is repeated with
the next code phase. The parallel frequency search architecture scheme is
depicted in Figure 2.6.
The architecture is characterized by the parameters given in Table 3.18.
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Parameter Description
P · Tcoh Total coherent integration time Tint
1 / Tcoh New sampling rate and search bandwidth of the FFT
1 / P · Tcoh Frequency bin resolution (bin width)
Table 3.18: Parameters for parallel frequency architecture
The FFT should have frequency components covering the range of± 10 kHz
in order to find the Doppler shift in one step. Therefore, the signal should
be down-sampled at a frequency of 20 kHz (i.e., using a pre-detection time
of Tcoh = 50 µs). Typical FFT configurations are given in Table 3.19.
P Tcoh
[µs]
Tint
[ms]
Search
bandwidth
[kHz]
Frequency
resolution
[Hz]
Reduced range 4 250 1 ± 2 1000
Full range,
low sensitivity 20 (32) 50 1 ± 10 625
Full range,
average sensitivity 32 50 1.6 ± 10 625
Full range,
high sensitivity 256 50 12.8 ± 10 78.125
Table 3.19: Typical configurations of
parallel frequency search architecture
The equations to calculate the amount of integer operations is given in
Table 3.20.
The parallel frequency search architecture is rarely found in the descrip-
tions of the implementation of a software receiver. Most of the time, it
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Additions Multiplications
Baseband mixing 0 2 ·Nch ·Nφ · Fs · Tint
Code mixing 0 2 ·Nch ·Nφ · Fs · Tint
Integration 2 ·Nch ·Nφ · Fs · Tint 0
FFT Nch ·Nφ · 5 ·N · log2(N) Nch ·Nφ · 5 ·N · log2(N)
Total Nch ·Nφ · (5 ·N ·log2(N) + 2 · Fs · Tint)
Nch ·Nφ · (5 ·N ·
log2(N) + 4 · Fs · Tint)
Table 3.20: Number of required operations
for parallel frequency search architecture
is combined with the parallel code search architecture in order to improve
the Doppler estimation as mentioned in [48].
3.7.7 Comparison of the different acquisition methods
To compare the the results of the different acquisition algorithms presented
above, the following assumptions are made:
Number of channels: 12
Sampling frequency: 4 MHz (step size of 1/4 chip)
Doppler search space: ± 5 kHz
Integer additions and multiplications
The complexity for the different acquisition algorithms are given in Ta-
ble 3.21 for one millisecond integration time and in Table 3.22 for 10 mil-
liseconds integration time.
The serial search approach is generally preferred in hardware receivers
where the high parallelism capabilities are exploited by implementing many
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additions multiplications
Serial search 8.45 · 109 1.69 · 1010
Parallel code search 1.67 · 108 1.74 · 108
Parallel frequency search 1.08 · 108 2.06 · 108
Table 3.21: Comparison of numerical values of required operations
for different acquisition architectures (1 ms integration time)
additions multiplications
Serial search 8.45 · 1011 1.69 · 1012
Parallel code search 3.53 · 109 3.64 · 109
Parallel frequency search 9.91 · 108 1.97 · 109
Table 3.22: Comparison of numerical values of required operations
for different acquisition architectures (10 ms integration time)
code replicas (also called correlators) concurrently. A hardware imple-
mentation of the parallel code search method would be penalized by the
relatively low speed of the clock (typically a few ten of MHz) and the
prohibitive silicon area requested for the large FFTs. However, the post-
correlation FFT requires only a small silicon area overhead, as only short
FFTs are required (typically 256 points or smaller), and no significant sig-
nal storage is necessary. In the case of a software receiver, all the operations
are executed sequentially and performing a serial search would result in a
huge amount of computations. Consequently, FFT based acquisition meth-
ods are preferred for their lowest processing load; large FFTs can easily be
implemented and can take advantage of the high CPU processing speed.
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3.7.8 FFT performance values
Pany made in his latest book an overview of the reported FFT performance
values of current CPUs [13].
To be able to sucessfully implement correlators working in the frequency
domain, an efficient FFT method is required. The computational load (i.e.,
the number of needed operations (either additions or multiplications)) of
a complex FFT of size N is approximately given by Equation 3.15 [44].
#OpsFFT = 5 ·N · log2(N) (3.15)
More specifically, there are N · log2(N) complex additions required, as well
as (N/2) · log2(N)− 3/2 ·N + 2 complex multiplications [52].
A FFT performance test for a complex FFT with 32 bit floating-points
values and with 16 bit fixed-point values were made by T. Pany and gave
typical performance values of around 2.4 – 2.8 GOPS (giga operations
per second; either floating-point or fixed) for the test system described in
Table 3.23. The well-performing FFT library from Intel was used [53]. A
N = 8′192 point FFT can thus be calculated within around 200 µs. The
performance depends on the FFT size and a relative performance reduction
can be seen if the FFT exceeds a value of 216 = 65′536 points. The limiting
factor may be the integrated L2-cache of the processor (2 MB). Reported
FFT performance values for other computer systems can be found in the
publication by Frigo and Johnson [54]. A 3.0 GHz Intel Core 2 Duo, for
example, can achieve a performance of 12.5 GOPS for a complex 32 bit
floating-point FFT with N = 65′536, being five times faster than the test
system of Table 3.23. Thus, a FFT of N = 8′192 points can be calculated
in roughly 40 µs.
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Parameter Test system
CPU Intel Pentium M (780)
CPU clock speed 2.26 GHz
CPU architecture IA-32
Table 3.23: FFT test system configuration
Then, Pany extended the discussion by comparing the frequency-domain
and the time-domain correlations in terms of operations (i.e., multipli-
cations and additions) required to obtain the same result. This allows
to determine the so called number of equivalent correlators. Frequency-
domain techniques gain performance with an increasing number of correla-
tors. Their use in signal acquisition is a common practice in GNSS software
receivers. He made the following example using a conventional frequency
technique, namely zero padding.
If M correlation values of two real-valued signals of length N shall be calcu-
lated in the time-domain, then for each sum a number of N multiplications
and N additions have to be performed, resulting in
#Opstime = 2 ·M ·N (3.16)
operations (see Figure 3.12). Here, the assumption was made that the first
signal is of a fixed length and it is not periodic. For each correlation value,
the second signal is taken from a vector of size M+N−1, each time shifted
by one sample. This is the case in a GNSS receiver when correlating the
incoming signal with a locally generated PRN code sequence. Further, it
was assumed that M ≤ N and that M +N − 1 is an integer power of two.
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Figure 3.12: Frequency-domain correlator with zero padding
(light-gray elements symbolize the time-domain correlation for
comparison; the symbol
∑
denotes an accumulator)
To achieve the same result with frequency-domain techniques, the following
steps have to be performed (see Figure 3.12):
1. Zero pad the first signal to a length of M +N − 1;
2. Forward FFT the real-valued zero-padded first signal;
3. Forward FFT the real-valued second signal;
4. Frequency-domain multiplication;
5. Inverse FFT of the frequency-domain product.
A real-valued FFT needs half the operations as a complex-valued FFT,
thus (2), (3), and (5) need all together
#OpsFFT,1 = 10 · (M +N − 1) · log2(M +N − 1) (3.17)
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operations. The spectral multiplication needs
#OpsFFT,2 = M +N − 1 (3.18)
operations, yielding to an overall number of operations of
#OpsFFT = #OpsFFT,1 + #OpsFFT,2
= (M +N − 1) · (1 + 10 · log2(M +N)). (3.19)
The last expression shows that for large N , the number of operations
increases with N · log2(N), whereas in the time domain the increase is
quadratic (assuming M proportional to N).
The ratio between the time span represented by N samples divided by the
CPU time of the FFT implementation to complete the correlation defines
the correlation efficiency of an FFT-based correlator algorithm. The effec-
tive number of correlators #Corr is defined as the product of correlation
efficiency multiplied with N . The effective number of correlators corre-
sponds to the number of hardware correlators that would give the same
result within the same time. It is important to note that hardware correla-
tors are understood to work intrinsically in real time (and not faster). The
definition of #Corr assumes that all available correlation values from the
frequency-domain correlation are exploited (i.e., M = N is assumed for
the most effective use of the frequency-domain correlation). The effective
number of correlator is therefore
#Corr = N · Tcoh
TCPU
= N · Tcoh · fOPS2 ·N · (10 · log2(2 ·N) + 6)
= Tcoh · fOPS2 · (10 · log2(N) + 16)
.
(3.20)
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Here, Tcoh denotes the length of the signal in seconds (usually the coherent
integration time given as the number of samples N divided by the sample
rate). TCPU is the time of the CPU to perform the computation in seconds,
fOPS is the number of FFT operations the CPU can perform within one
second. The longer the coherent integration time Tcoh, the more efficient
the FFT.
If an example of a 20-ms signal, a FFT size of N = 215 points, and a
FFT performance of fOPS = 2.5 GOPS is taken, the effective number
of correlators gives 150’602. If a Doppler frequency preprocessing can be
applied, the number of effective correlators further increases (e.g., by a
factor of approximately 10-20 for the case of the GPS C/A-code).
3.8 Alternate processing methods
A major problem with the software architecture are the important com-
puting resources required for the baseband processing. As a straightfor-
ward transposition of traditional hardware based architectures into soft-
ware would lead to an amount of operations which is not suitable for to-
day’s fastest computers, three main alternate strategies can be found in
the literature:
1. Using SIMD operations;
2. Using vector or bitwise processing;
3. Using additional resources (like Graphics Processing Unit (GPU)).
The first one relies on the utilization of SIMD operations that provide
the capability of processing vectors of data. Since they operate on multi-
ple integer values at the same time (contrary to Single Instruction Single
Data (SISD)), SIMD could result in significant gains in execution speed for
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repetitive tasks such as baseband processing. However, SIMD operations
are tied to specific processors and therefore severely limit the portability
of the code.
The second alternative consists in the parallel bitwise operations (some-
times also referred as vector processing in the literature), which exploit
the native bitwise representation of the signal samples. The data bits are
stored in separate vectors, one sign and one or several magnitude vectors
on which bitwise parallel operations can be performed. The objective is to
take advantage of the universality, high parallelism, and speed of the bit-
wise operations for which a single integer operation is translated into a few
simple parallel logical relations. While SIMD operations use advanced and
specific optimization schemes, the latter methodology exploits universal
CPU instructions set.
The third method is the most recent one and uses additional high perfor-
mance resources (like a GPU) that are available in a standard personal
computer for the computation of the heavy calculations.
These three methods will be shortly discussed in the following sections.
3.8.1 Single Instruction Multiple Data (SIMD)
In 1995, Intel introduced the first instance of SIMD under the name of Multi
Media Extension (MMX) [55]. The SIMD are mathematical instructions
that operate on vectors of data and perform integer arithmetic on eight 8
bit, four 16 bit, or two 32 bit integers packed into a MMX register (see
Figure 3.13).
On average, the SIMD operations take more clock cycles to execute than
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a traditional x86 operation. Anyhow, since they operate on multiple inte-
gers at the same time, MMX code can result in significant gains in execu-
tion speed for appropriately structured algorithms. Later SIMD extensions
(SSE, SSE2, SSE3, and SSE4) added eight 128 bit registers to the x86 in-
struction set. Additionally, SSE operations include SIMD floating point
operations and expand the type of integer operations available to the pro-
grammer.
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Figure 3.13: SISD versus SIMD
SIMD operations are well fitted to parallelize the operations of the base-
band processing (BBP) stage. In particular, they can be used to allow the
PRN code mixing and the accumulation to be performed concurrently for
all the code replicas. With the help of further optimizations such as in-
struction pipelining, more than 600% performance improvement with the
SIMD operations compared to the standard integer operations can be ob-
served [29]. For this reason, most of the software receivers with real-time
processing capabilities use SIMD operations [29], [38], [33], [34].
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3.8.2 Bitwise (vector processing) operations
Bitwise operation (or vector processing) was first introduced in [30]. The
method exploits the bit representation of the incoming signal where the
data bits are stored in separate vectors on which bitwise parallel operations
can be performed. Figure 3.14 shows a typical data storage scheme for
vector processing.
1 0 0 1 0 1 0 1
1 1 1 0 1 0 1 1
1 0 1 1 0 1 1 1
1 1 1 1 1 1 0 0
Time
Sign word
Magn 1 word
Magn 2 word
Code
Input sample #5
Value 2d
Figure 3.14: Bitwise data representation
The sign information is stored in the sign word while the remaining bit(s)
representing the magnitude is (are) stored in the magn word(s). The ob-
jective is to take advantage of the high parallelism and speed of the bitwise
operations for which a single integer addition or multiplication is trans-
lated into simple parallel logical operations. The carrier mixing stage is
reduced to one or a few simple logical operations which can be performed
concurrently on several bits. In the same way, the PRN code removal only
affects the sign word.
In [32] the complete code and carrier removal process requires two opera-
tions for each code replica (Early, Prompt, and Late). The complexity can
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be even further reduced by more than 30% by considering one single com-
bination of early and late code replicas (typically early-minus-late). This
way, the author claims an improvement of a factor 2 for the bitwise method
compared to the standard integer operations.
The inherent drawback of this approach is the lack of flexibility: the com-
plexity of the process becomes bit-depth dependent and the signal quan-
tification cannot be easily changed (while performing BBP with integers
allows the signal structure to change significantly without code modifica-
tion).
To overcome this limitation, a combination of bitwise processing and dis-
tributed arithmetic can be used. This method was described in detail in
[56]. The power consuming operations are performed with bitwise oper-
ations and to be able to keep the flexibility of the calculations standard
integer operations are used after the code and carrier removal. The passage
between the two methods is done with the distributed arithmetic.
3.8.3 Use of Graphics Processing Unit (GPU)
Another alternate processing method is to make use of the GPU available in
every standard personal computer. These devices provide low-cost massive
parallel computing performance, which can be used for the implementation
of a software GNSS receiver.
Driven by the requirements of the PC gaming industry, GPUs have evolved
to massive parallel processing systems which entered the area of non-
graphic related applications several years ago (see [57] and [58]). Although
a single processing core on the GPU is much slower and provides less func-
tionality than its counterpart on the CPU, the huge number of these small
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processing entries outperforms the classical processors when the applica-
tion can be parallelized. [59] demonstrate that a GPU can be successfully
used for radio astronomical signal processing, solving tasks which are sim-
ilar to those of a GNSS receiver. Contrarily to the CPUs which directly
access the PC’s memory, it is necessary to transfer the relevant data from
the CPU memory to the onboard-memory of the graphic card, before it can
be accessed by a program running on the GPU. Thus, the data transfer
between the CPU and the GPU can be a significant bottleneck.
T. Hobiger presented in a paper the solution of a real-time multi-channel
software receiver running on a standard GPU [60]. Basically, only off-the-
shelf components have been used and the GPU code has been compiled by
the help of the NVIDIA’s CUDA environment [61]. The calculation of the
FFT was performed by the NVIDIA’s FFT library CUFFT and other func-
tions of the CUDA toolkit turned out to be very useful for debugging the
code. The exact description of the implementation will not be given here,
but can be found in the reference. He demonstrated that an implementa-
tion of a real-time software receiver is possible on a GPU, yielding similar
results as obtained from a hardware receiver. Currently, only moderate
sampling rates can be processed by a GPU (i.e., up to 16 Msps).
3.9 Summary
The development of software radios started back in the 1990s driven by the
need of an universal solution for different frequencies and modulations. The
first “real” implementation of a software receiver (as given by definition)
was in 1997 and from this time on, the developments made huge progresses.
Today, several solutions can be found that run in real-time with more than
10 channels on standard (or embedded) microprocessors. Nevertheless,
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many of the existing solutions utilize some specific instructions that are
tightly coupled to a microprocessor architecture.
Some of the main challenges of an implementation of a software receiver
have been presented, together with numerical values that showed the num-
ber of needed operations for the different blocks and why it is difficult to
implement a GNSS receiver in software.
The chapter also presented an overview of the current implementation and
the different algorithms and architectures that have been specially designed
for real-time capable software receivers. This included the architecture of
the baseband stage as well as the algorithms for the acquisition and tracking
and the local generation of the carrier and the code.
This chapter contains the following contributions worked out and partially
published during the elaboration of this thesis:
◦ The collection of the different definitions and types of software receivers
in the domain of GNSS;
◦ The survey of the main challenges for software receivers;
◦ The extensive compilation and comparison of current implementation
and algorithms for software receivers, including their complexities and
the amount of needed operations;
◦ The proposition for using distributed arithmetics in the bitwise opera-
tions.

Chapter 4
New architecture and
algorithms for a software
receiver
4.1 Introduction
This chapter will describe the new architecture for the implementation of
a real-time capable software receiver that was developed in the scope of
this thesis. This includes the discussion about where to separate between
hardware and software, i.e., which part should be implemented in hardware
and which part in software. Then, the different components of the proposed
architecture are explained and described, including the connection between
the different elements.
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4.2 Separation hardware / software
Although an ideal software receiver would only consist of an antenna and an
ADC, this solution is currently not yet possible as discussed in Section 3.6.
Therefore, a compromise has to be made and some operations still need
to be realized in hardware. Furthermore, the computational load of the
software receiver can be drastically reduced by putting some key elements
into additional hardware. This section will explain the selected separation
of hardware and software. The implementation of the software receiver
(see Chapter 5) and the obtained results (see Chapter 6) are based on this
architecture.
The conversion of the analog incoming signal to digitized samples has to be
realized in hardware, as described in Section 4.3.1. In order to reduce the
computational load of the software part, an additional stage was introduced
called Baseband Pre-Processing (BBPP), as described in Section 4.3.2. The
data samples are then arranged properly to be handed over to the host
interface controller that transmits the data stream to the software receiver.
All the baseband processing operations are afterwards executed in software.
The operations given in Table 4.1 are implemented on the hardware com-
ponents.
4.3 New architecture
This section will present the new architecture of the software receiver, as
depicted in Figure 4.1. It consists of a RF front-end unit responsible for
down-converting and digitizing the incoming satellite signal and an addi-
tional BBPP stage used for relaxing the computational load of the software
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Operation Hardware component
Conversion to low-IF RF front-end
Analog-to-digital conversion RF front-end
Conversion to baseband FPGA
Bandwidth reduction FPGA
Bit alignment FPGA
Transfer to host computer USB 2.0 controller
Table 4.1: Overview of implemented operations in hardware
receiver (performing a down-conversion to baseband, a bandwidth reduc-
tion, and a bit alignment). The obtained data stream is then sent to the
software receiver who perfoms the baseband processing and computes the
navigation solution. The different blocks will be explained in this chapter.
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Figure 4.1: New software receiver architecture
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4.3.1 RF front-end
The RF front-end is the first element after the antenna and converts the
incoming signal into a complex signal at Fif = 3.42 MHz. The down-
converted signal is then digitized with a resolution of 5 bits and a sampling
frequency of 24 MHz. The obtained data stream is handed over to the
BBPP stage for further pre-processing.
4.3.2 Baseband Pre-Processing
The BBPP stage is common to all channels and is implemented on a FPGA.
It is responsible for following three main functions:
1. The conversion baseband;
2. The bandwidth reduction;
3. And the bit decimation.
Figure 4.2 shows the schematic block diagram of the BBPP unit.
The digital data stream is received from the RF front-end with 5-bit quan-
tization and a sampling frequency of 24 MHz. First, the DC component
is removed by a high-pass filter and the signal is converted to baseband
(multiplication with a Local Oscillator (LO) running at the intermediate
frequency of 3.42 MHz). The signal is decimated to a 3 bit resolution
and the sampling frequency is also lowered to 8 MHz. Finally, the incom-
ing signal samples are re-arranged (bit alignment) and transmitted to the
software receiver via the host interface (USB 2.0 interface).
The BBPP stage was provided as is and will not be further discussed in
this thesis.
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Figure 4.2: Baseband Pre-Processing block scheme
4.3.3 Host interface
Although a software receiver implements most of the processing algorithms
in software, a hardware front-end is always needed that allows receiving
the incoming signals. The RF signal is digitized and the data stream
has to be transmitted over an appropriate interface to the processor that
executes the signal processing algorithms. The choice of the host interface
depends strongly on the sampling frequency as this parameter defines how
much data must be transmitted but also on the number of quantization
bits. Table 4.2 brings these parameters together and defines the needed
bandwidth of the host interface.
Several common and often-used interfaces are available for embedded ap-
plications. Table 4.3 gives a non exhaustive overview of the interfaces with
respect to the maximum allowed transfer speed.
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Sampling
frequency
[MHz]
Quantization
bits
Data rate
[MBit/s]
Data rate
[MBytes/s]
1 8 1
4 2 16 2
3 32 4
1 16 2
8 2 32 4
3 48 6
Table 4.2: Minimal data rates for host interface (complex data)
Interface Data rate[MBit/s]
Data rate
[MBytes/s]
Controller Area Network (CAN) 1 0.125
RS-232 1.5 0.187
Microwire 3 0.375
Inter-Integrated Circuit (I2C) 3.4 0.425
Serial Peripheral Bus (SPI) 10 1.25
Firewire (IEEE 1394a/b) 400/800 50/100
USB 2.0 480 60
Table 4.3: Available host interfaces and their maximum data rates
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Only Firewire and USB 2.0 can accommodate the requested data rates of
Table 4.2. The USB 2.0 interface has been chosen for the prototype due to
the wider availability and the existing drivers.
USB 2.0
The USB system has an asymmetric design layout consisting of a host (that
is the master of the whole system), a multitude of downstream USB ports,
and multiple devices connected to the tiered-star topology. A single physi-
cal USB device may consist of several logical sub-devices that are referred
to as device functions. Each device may provide one or several functions,
such as a webcam (video device function) with a built-in microphone (audio
device function). It is important to notice that all communications will be
initiated by the host controller and that the devices cannot communicate
between each other or send an event to the host controller.
The communication with the USB devices is based on pipes (logical chan-
nels) that connect the host controller to a logical entity on the device named
endpoint. While the device sends or receives data on a series of endpoints,
the client software transfer data through pipes that have a set of param-
eters associated with them, such as the allocated bandwidth, the transfer
type, the direction of the data flow, the maximum packet size, and the
number of internal buffers. Each endpoint is unidirectional and can trans-
fer data either into (IN) or out (OUT) of the host controller. Therefore,
an endpoint can be seen as a source or sink of data. An USB device can
have up to 32 active endpoints, 16 IN and 16 OUT, for one configuration
(called configuration interfaces).
The complete USB bandwidth is divided into 1’000 frames of 1024 Bytes
per second. As compared to USB 1.0, the USB 2.0 specification subdi-
vides each frame into 8 microframes of 125 µs length to reduce the need
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for buffering. It also increases the number of packets from 1 to 3 per
microframe for each device.
There are four different transfer types available in the USB 2.0 specification:
◦ Isochronous transfer
Isochronous transfer occurs continuously and periodically and is mainly
used for data that cannot tolerate delay and typically contain time sen-
sitive information. This transfer method provides guaranteed access to
the USB bandwidth, bounded latency, and error detection via CRC, but
no retry or guarantee of delivery.
The maximum isochronous packet size (for High-Speed devices) is 1024
Bytes and the maximum data rate is 24 MBytes/s.
◦ Bulk transfer
Bulk transfer can be used for large burst data that cannot tolerate
errors. This method uses the unallocated bandwidth on the bus after
all other transactions have been allocated and should therfore only be
used for time insensitive data.
The maximum bulk packet size (for High-Speed devices) is 512 Bytes
and the maximum data rate is 53.125 MBytes/s.
◦ Control transfer
Control transfer is typically used for command and status operations
and will not be discussed further.
◦ Interrupt transfer
Interrupt transfer is typically a non-periodic communication requiring
bounded latency. It is (again) important to note that the device cannot
generate an event that interrupts the host controller, but the later must
poll the device to see if it has an interrupt waiting for processing.
The maximum interrupt packet size (for High-Speed devices) is 1024
Bytes and the rate of polling is specified in the endpoint descriptor.
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4.3.4 Hardware prototype
The prototype uses the following off-the-shelf components:
RF front-end board
A RF front-end board from u-blox AG was used for the prototype (see
Figure 4.3). It consists of a PCB that was built with discrete components
using a low-IF architecture. The incoming signal is sampled at 24 MHz
with a resolution of 8 bit. The connection to the BBPP and host interface
board is made through a high-speed RF connector from Samtec (on the
bottom side of the PCB).
Figure 4.3: RF front-end board
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BBPP and host interface board
A low-cost FPGA board from FGPA-DEV was chosen as the BBPP and
host interface board (reference: Cyclone II Board, see Figure 4.4). It is
based on an Altera Cyclone II EP2C35 FPGA that holds the BBPP unit.
It also embeds a Cypress EZ-USB FX2LP USB 2.0 controller (reference:
CY7C68013A-56PVXC ) for high-speed data transfers with the host sys-
tem. Furthermore, it offers enough input/output pins to connect the RF
front-end board.
Details about the implementation of the BBPP stage and the configuration
of the USB 2.0 controller can be found in Chapter 5.
Figure 4.4: FPGA-DEV Cyclone II board
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4.4 New algorithms
This section will introduce the new algorithms and the final architecture for
the implementation of the real-time capable software receiver. First, the
general concept and the advantages of using a BBPP stage are explained.
Afterwards, the new concept for generating and mixing the carrier and the
code are introduced. The next part will explain the chosen architecture for
the acquisition stage and the section will be concluded with the presenta-
tion of the final architecture of the software receiver. The implementation
in Chapter 5 will be based on the explications given in this section. The
configuration given in Table 4.4 is used as the reference for the following
development and description.
Parameter Value
Sampling frequency (Fs) 8 MHz
Integration time (Tint) 10 ms
Signal quantization (Nq) 3 bits
Doppler frequency (Fdop) ± 5 kHz
Quartz offset (Fqrz) ± 45 kHz
Number of code replicas (Ncor) 3 (Early, Prompt, and Late)
Number of channels (Nch) 12
Table 4.4: Reference receiver configuration
4.4.1 General concept of the baseband processing
In a classical approach, the conversion from the intermediate frequency
into baseband is performed directly in the receiver by removing both the
intermediate Fif and the residual Doppler Fdop frequencies in a single step.
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This requires generating the local carrier frequency Fif + Fdop of a few
megahertz. By introducing an intermediate BBPP stage in-between the
RF board and the baseband processing stage (see Figure 4.5), the down-
conversion is split into two distinct steps. The signal is first down-converted
to the Doppler frequency by removing the intermediate frequency of a few
megahertz. Finally, in the baseband processing (BBP) stage of the receiver,
the signal is further down-converted by removing the Doppler frequency of
a few kilohertz. The value of Fif in Figure 4.5 is only given as an example.
I
QRF ADC
LO = 3.42 MHz
F  = 3.42 MHzif F  =  50 kHzdop
Baseband
processing
RF front-end BBPP Software receiver
F  = 1.5 GHzrf
Figure 4.5: Frequency plan of new software receiver architecture
The implementation of the BBPP in a separate hardware relaxes the con-
straints on the software receiver itself as the carrier frequencies to be gen-
erated internally are in the range of a few kilohertz only instead of a few
megahertz. The highest frequency to be generated is given by the satellite
Doppler shift (± 5 kHz) and the quartz offset (± 45 kHz). As the latter
is the same for all satellites, it can be compensated directly during the
baseband conversion and consequently, only the Doppler frequency needs
to be generated internally. This property is advantageously exploited for
optimizing all the baseband processing operations.
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4.4.2 Carrier generation and mixing
Let us consider the generation of the carrier frequency by the mean of a
NCO as shown in Figure 3.6. The generated frequency Fcar depends on
the accumulator bit-width W and is proportional to the sampling clock Fs
and the phase increment NCOinc, as given in Equation 3.3.
The number of clock cycles needed to achieve one carrier period (i.e., when
the accumulated phase overflows the accumulator capacity), is given in
Equation 4.1.
Nclk =
2W
NCOinc
= Fs
Fcar
(4.1)
When generating a carrier with a frequency |Fcar| < 5 kHz, the phase ac-
cumulator increases very slowly and the carrier sign and magnitude remain
constant during many clock cycles. Consequently, several consecutive in-
coming samples can be regrouped into batches, as they are multiplied with
the same carrier value. The data is said to be batch processed.
The average batch size B is related to the Nq bit carrier quantization,
which fixes the 2Nquant+1 different complex carrier phases and is then given
in Equation 4.2.
B = Nclk2Nq+1 =
Fs
2Nq+1 · Fcar (4.2)
For a maximal Doppler frequency shift of Fdop = 5 kHz, (as given in Ta-
ble 4.4), at least 100 incoming samples can be regrouped and summed up
for each of the respective carrier phase k. This way, the carrier generation
process is mostly reduced to the computation of the batch size B(k) asso-
ciated to each carrier phase, as given in Equation 4.3 (a zero initial carrier
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phase offset beeing assumed).
B(k) =
⌊
(k + 1) ·B⌋− ⌊k ·B⌋ (4.3)
where k ∈ [0,K − 1]
K number of carrier phases in one integration period
The batch size B(k) is bound to the number of samples Ns processed per
integration period, as given in Equation 4.4.
Ns =
K−1∑
k=0
B(k) (4.4)
For the configuration in Table 4.4, K is in the range of [1; 80] and B(k) in
the range of [8000; 100].
The introduction of the batch processing simplifies the carrier removal pro-
cess as the order of the operation is modified. The incoming samples are
first mixed with the code and pre-accumulated in B(k) sample batches.
This operation translates into a redistribution of the conventional base-
band architecture with the carrier removal process intervening after the
accumulation stage. The new architecture is shown in Figure 4.6.
The incoming samples are first multiplied with the code and then accumu-
lated into batches of length of B(k) samples. This operation is performed
at the sampling frequency rate FS . The K batches are then multiplied
with the respective carrier amplitude value and summed up to form the
definitive correlation results EI , PI , LI and EQ, PQ, LQ. Consequently, the
data throughput is progressively reduced starting from the sampling fre-
quency FS to the Doppler frequency rate Fdop, reducing also the amount
of required operations in the carrier removal process.
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Figure 4.6: New baseband architecture with carrier batch processing;
the multiple sum symbols indicate the partial sums over B(k) samples
As the carrier is periodic, the amount of needed operations can be reduced
even more by combining every 2(Nq+1)th batch. The sum of these batches
can be multiplied once with the same corresponding amplitude value. This
decreases the number of logical operations and multiplications by a factor
of Fdop to only 2Nq+1 per channel.
Regarding the carrier generation and mixing, the use of batch processing
leads to the amount of needed integer operations given in Table 4.5.
The batch processing based baseband architecture offers several advan-
tages:
◦ First of all, it reduces significantly the complexity of the carrier mixing
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Additions Multiplications
Generation Nch · Fdop · 2Nq+1 0
Mixing 2 ·Ncor ·Nch · Fdop · 2Nq+1 4 ·Ncor ·Nch · Fdop · 2Nq+1
Table 4.5: Number of required operations
(per second) for carrier batch processing
process, especially in terms of integer multiplications. This leads to a
number of operations that becomes suitable for a real-time implemen-
tation on current processors.
◦ The use of a classical NCO allows the generation of the exact carrier
replica at any desired phase and frequency. This simplifies greatly the
integration of the carrier generation block in the receiver as it can be
adopted easily to various tracking schemes.
◦ The memory requirements are reduced to the strict minimum and only
2Nq+1 carrier levels need to be stored.
◦ And last but not least, the redistribution of the complete baseband
architecture opens new perspectives by expanding the concept of batch
processing not only to the carrier removal process, but also to the code
removal process.
4.4.3 Code generation and mixing
The code generation can also be performed the same way as the carrier
generation, namely by the mean of a NCO as depicted in Figure 3.6. The
average number of clock cycles needed to produce one chip period is pro-
portional to the sampling frequency:
Nclk = P =
Fs
Fcode
(4.5)
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For the configuration given in Table 4.4, the average number of samples
per chip is approximately 7.82 (= 8000/1023), depending on the residual
Doppler frequency on the code chip rate. Consequently, several consecutive
samples can be combined into batches (referenced to as partial sums) as
they are multiplied with the same chip value. The code generation process
is therefore reduced to the computation of the different partial sum sizes.
The latter can be estimated recursively as given in Equation 4.6 (example
with zero initial code phase offset).
PL(j) =
⌊
(j + 1) · P⌋− ⌊j · P⌋ (4.6)
For example, with the nominal sampling and frequency rate, the number
of samples contained in the first 12 partial sums is given in Equation 4.7.
PL(0), . . . , PL(11) = 7 8 8 8 8 7 8 8 8 8 7 (4.7)
Consequently, consecutive samples can be accumulated into batched ac-
cordingly to Equation 4.6, as given in Equation 4.8.
P (j) =
PL(j)∑
n=1
Z
(
n+ round(j · P ))
where Z ∈ {I,Q}
(4.8)
Each partial sum P (j) is multiplied with the corresponding code value
j in order to form a partial correlation. Consecutive partial correlations
can be combined and summed up in order to form a carrier batch B(k),
accordingly to Equation 4.3. However, as the ratio of partial correlations
per carrier batch may result in a fractional number, it has to be rounded
to the nearest integer.
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The time delay between the code replicas can be achieved by shifting the
sum boundaries of the partial sum in Equation 4.6 by ∆n samples. This
process is illustrated in Figure 4.7 with the computation of several partial
sums P (∆n, j) sequences associated to different samples offsets ∆n and
chips j.
A1 A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 C1 C2 C3 C4 C5 C6 C7 C8
0 (8 samples) 1 (7 samples) 2 (8 samples)
P(0,0) P(0,1) P(0,2)
Chip j
A2 A3 A4 A5 A6 A7 A8 B1 B2 B3 B4 B5 B6 B7 C1 C2 C3 C4 C5 C6 C7 C8 D1
P(1,1) P(1,2)P(1,0)
A8 B1 B2 B3 B4 B5 B6 B7 C1 C2 C3 C4 C5 C6 C7 C8 D1 D2 D3 D4 D5 D6 D7
P(7,1) P(7,2)P(7,0)
Figure 4.7: Example of partial sum computations
The partial sums of Figure 4.7 can be combined into a complex matrix (for
both I and Q) with each row associated to a sample offset ∆n and each
column associated to a code chip j. The matrix U is shown in Table 4.6,
where
∑
[a : b] denotes the partial sum from sample a to sample b.
The exact sequence of the partial sums depends on the corresponding satel-
lite that is processed by the channel as the PRN codes are not synchro-
nized. This means that the matrix has to be re-calculated for each channel
separately.
In order to simplify the computation process, the size of the partial sums
is assumed to be constant by accumulating systematically 8 samples. This
can be done by introducing a supplementary 8th sample into every sum
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Chip number j
0
(8 samples)
1
(7 samples)
2
(8 samples)
3
(8 samples) · · ·
Sa
m
pl
e
off
se
t
∆
n 0
∑
[0 : 7]
∑
[8 : 14]
∑
[15 : 22]
∑
[23 : 30] · · ·
1
∑
[1 : 8]
∑
[9 : 15]
∑
[16 : 23]
∑
[24 : 31] · · ·
...
...
...
...
... · · ·
7
∑
[7 : 14]
∑
[15 : 21]
∑
[22 : 29]
∑
[30 : 37] · · ·
...
...
...
...
... · · ·
Table 4.6: Example of the partial sum matrix U
that is originally composed of 7 samples. As this particular case intervenes
every 5th or 6th chip, it corresponds to integrating the same sample twice
roughly every 43th sample.
Under this assumption, Table 4.6 can be transformed into a simplified
partial sum matrix U ′, as shown in Table 4.7.
Chip number j
0
(8 samples)
1
(7 samples)
2
(8 samples)
3
(8 samples) · · ·
Sa
m
pl
e
off
se
t
∆
n 0
∑
[0 : 7]
∑
[7 : 14]
∑
[15 : 22]
∑
[23 : 30] · · ·
1
∑
[1 : 8]
∑
[8 : 15]
∑
[16 : 23]
∑
[24 : 31] · · ·
...
...
...
...
... · · ·
7
∑
[7 : 14]
∑
[14 : 21]
∑
[22 : 29]
∑
[30 : 37] · · ·
...
...
...
...
... · · ·
Table 4.7: Example of the simplified partial sum matrix U ′.
The samples in red are integrated twice.
As the partial sum size is now constant, the matrix U ′ contains the same
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partial sum (e.g.,
∑
[7 : 14]) at two different rows. Therefore, it can be
further simplified and stored as a single vector V containing all consecutive
partial sums, as given in Table 4.8.
Sample offset ∆n Partial sum vector V
0
∑
[0 : 7]
1
∑
[1 : 8]
...
...
7
∑
[7 : 14]
8
∑
[8 : 15]
...
...
Ns − 1
∑
[Ns : Ns + 7]
Table 4.8: Example of the simplified partial sum vector V
The final sequence of the partial sums associated to the shift ∆n can now
be obtained accordingly to Equation 4.6 by addressing the complex partial
sum vector V as given in Equation 4.9.
P (∆n, j) = V
[⌊
(∆n+ j · P )⌋] (4.9)
The complex partial sum vector V can be computed iteratively with only
one addition and one subtraction (except for the first sum that requires
8 additions), concurrently for all channels as given in Equation 4.10 (the
same equation applies for the computation of the partial sum PQ(n)). The
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vector must be calculated for the I and the Q branch independently.
PI(0) =
7∑
n=0
(I(n)− 4)
PI(n+ 1) = PI(n) + I(n+ 8)− I(n) for n ∈ [0, Ns − 9]
PI(n) = 0 for n ≥ Ns − 8
(4.10)
4.4.4 Parallel frequency search
To increase the speed of the acquisition process, the parallel frequency
(post-correlation FFT) acquisition method will be implemented. This al-
gorithm searches the correlation peak in the frequency domain by testing
all the Doppler bins at once and all the code phases individually. The algo-
rithm consists (as described in detail in Section 2.4.2 and Section 3.7.6) in
forming P consecutive partial correlations with a pre-detection time Tcoh
which is P times smaller than the integration time Tint. The P correlation
results are then re-grouped in a vector on which a N -point FFT is com-
puted where N ≥ P (if N > P , zero padding must be applied). Assuming
P large enough, all Doppler bins are searched in parallel for a given code
phase. If no correlation peak is detected, the operation is repeated with
the next code phase. The architecture is shown in Figure 4.8.
The architecture is characterized by the parameters given in Table 4.9.
Each point of the FFT is actually a detector for the peak of the correlation
for a given residual Doppler frequency. Consequently, the sensitivity of
the detection is thus altered by two parameters: the integration time Tint
leads to a global power envelope proportional to sinc2(pi · ∆Fdop · Tcoh),
while the number of different bins leads to an envelope proportional to
sinc2(pi ·∆Fdop · Tint). This comportment is illustrated in Figure 4.9.
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Figure 4.8: Parallel frequency search acquisition architecture
Parameter Description
P · Tcoh Total coherent integration time Tint
1 / Tcoh New sampling rate and search bandwidth of the FFT
1 / P · Tcoh Frequency bin resolution (bin width)
Table 4.9: Parameters for parallel frequency architecture
The consequences are:
◦ The overall sensitivity reduces when the Doppler mismatch increases.
The worst loss occurs for ∆Fdop = 1/(2 · Tcoh) and results in an ampli-
tude of pi/2.
◦ If the current Doppler shift falls between two Doppler bins, the sensi-
tivity is even more reduced and two consecutive bins fire a response.
However, responses of neighbor bins can be combined in order to limit
this sensitivity loss.
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Figure 4.9: Frequency domain sensitivity of 4-point FFT detector
The data of the C/A code can change during an integration period, re-
sulting in a destructive interference. To overcome this issue, the alternate
half-bits method is used. This consists in integrating twice on two consec-
utive 10 ms sequences. This way, at least one set of data is free of code
change.
The structure of the partial sum vector can be fully reused for the imple-
mentation of the post-correlation FFT acquisition method. Consecutive
partial sums (selected from the partial sum vector accordingly to Equa-
tion 4.9) can be regrouped and accumulated in order to recreate the P
pre-detection sums on which the FFT is performed. Note that the ratio
between the pre-detection size and the partial sum size may result in a
non-integer value that has to be rounded to the nearest integer.
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4.4.5 Parallel code search
The parallel code space acquisition tests all the code phases in parallel for
a given Doppler frequency. The input baseband signal is first multiplied
with the in-phase and quadrature signals and the result is transformed
into the frequency domain by the mean of a FFT. The FFT of the locally
generated PRN is also computed. After the multiplication of these two sets
of coefficients, the inverse FFT is performed to determine the correlation
peak. If no correlation peak was found, the operation is repeated with the
next Doppler bin. The process is illustrated in Figure 4.10.
Code
generator
2FFT IFFT
Conj
FFT
Carrier
generator
In
I
Q
Out
o90
Figure 4.10: Parallel code search acquisition architecture
Compared to the previous method, the parallel code phase search acqui-
sition reduces the search space to the different carrier frequencies. The
Fourier transform of the locally generated PRN codes can be pre-computed
and stored (assuming that the Doppler frequency on the code can be ne-
glected) and each of the frequency bin search consists in performing one
forward and one inverse Fourier transform. The number of samples in a
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period of the PRN code is normally not a power of 2 and the input signals
must be carefully arranged with zero padding. the number of points N for
the FFT computation can be expressed as given in Equation 4.11.
N = 2dlog2 (2·Fs·Tint)e (4.11)
Furthermore, due to the unknown code phase of the incoming signal, one
additional code period is needed to discard the end effect as illustrated in
Figure 4.11.
0
2 x 1023 chips
additional
period
Incoming signal
2048
0
1023 chips
Local PRN
2048
End effect (discarded)
Circular correlation
2048
shift
direction
Figure 4.11: Circular correlation with discarded end effect
The structure of the partial sum vector (as shown in Table 4.8) can be
fully reused for the implementation of the parallel code search acquisition.
Consecutive partial sums (selected from the partial sum vector accordingly
to Equation 4.9) are multiplied point by point with the carrier in order to
remove the residual Doppler frequency. The sequence is then zero padded
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in order to form a vector on which the FFT is performed. The result is
then multiplied point by point (in the frequency domain) with the FFT of
one single PRN code period (also zero padded) in order to form a vector
on which the inverse FFT is performed. The energy of each data point is
computed and compared to the threshold to declare the satellite as present
or not.
4.4.6 Final software receiver architecture
The use of the batch processing for both carrier and code removal leads to
a redistribution of the baseband architecture, as shown in Figure 4.12.
Carrier
LUT
Code
LUT
Q(n)
I(n)
BL
E
P
L
E
P
L
EI
PI
LI
EQ
PQ
LQ
Fs Fdop
PL
Fcode
Figure 4.12: New software receiver baseband architecture
with code and carrier batch processing
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The incoming data stream I(n) and Q(n) are first pre-accumulated into
partial sums PL with a length of 8 samples. This operation is performed
directly on the incoming data stream and is valid for all satellites. This
decreases the data rate from Fs to Fcode. The respective partial sums
sequences Early, Prompt, and Late are selected and mixed with the code at
the code frequency rate before being accumulated into carrier batches BL.
This step reduces the data rate further from Fcode to Fdop. Afterwards,
the carrier removal can be performed at the Doppler data rate and the
results are finally summed up to form the definitive accumulation results
EI , PI , LI and EQ, PQ, LQ.
The baseband operations can be divided into two loads:
◦ A basic load that is common to all channels: computation of the inital
partial sums;
◦ A load that is specific for every channel: removal of the corresponding
PRN code and the residual Doppler frequency.
The computational load or the number of integer operations of the whole
architecture is given in Table 4.10.
Additions Multiplications
Partial sum 4 · Fs 0
Code generation Nch · Fcode 0
Code mixing 0 6 ·Nch · Fcode
Carrier gen. Nch · Fdop · 2Nq+1 0
Carrier mixing 2·Ncor ·Nch·Fdop·2Nq+1 4·Ncor ·Nch·Fdop·2Nq+1
Accumulation 2 ·Ncor ·Nch · Fdop 0
Table 4.10: Number of required operations
(per second) for the new baseband architecture
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The numerical values of the different operations (with the same parameters
as in Section 3.7.7 and for a sampling frequency of 8 MHz) are given in
Table 4.11 (for Fs = 4 MHz) and in Table 4.12 (for Fs = 8 MHz). The
sampling frequency of 8 MHz is shown as the final implementation (pre-
sented in Chapter 5) will employ this sampling frequency. For the reader’s
convenience, the used parameters and the values from Section 3.7.7 are
repeated. It is important to note that the number of needed operations
for the three standard acquisitions methods does not contain the code and
carrier generation!
Used parameters
Sampling frequency (Fs) 4 MHz 8 MHz
Number of channels (Nch) 12
Code frequency (Fcode) 1.023 MHz
Doppler frequency range (Fdop) ± 5 kHz
Quantization bits (Nq) 3
Integration time (Tint) 10 ms
Additions Multiplications
New architecture 3.54 · 105 8.52 · 105
without generation 2.21 · 105 8.52 · 105
Serial search * 8.45 · 1011 1.69 · 1012
Parallel code search * 3.53 · 109 3.64 · 109
Parallel frequency search * 9.91 · 108 1.97 · 109
* without code and carrier generation
Table 4.11: Comparison of numerical values of required operations for
standard and new architectures (for Tint = 10 ms and Fs = 4 MHz)
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Additions Multiplications
New architecture 5.14 · 105 8.52 · 105
without generation 3.81 · 105 8.52 · 105
Serial search * 3.38 · 1012 6.76 · 1012
Parallel code search * 3.53 · 109 3.64 · 109
Parallel frequency search * 1.97 · 109 3.93 · 109
* without code and carrier generation
Table 4.12: Comparison of numerical values of required operations for
standard and new architectures (for Tint = 10 ms and Fs = 8 MHz)
Figure 4.13 presents a visual comparison (in a logarithmic scale!).
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Figure 4.13: Visual comparison of required operations for standard
and new baseband architectures (in logarithmic scale)
The computation of the partial sums is performed iteratively on each in-
coming sample (both on I and Q), with one addition and one subtraction,
except for the first partial sum where 8 additions have to be calculated.
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The code generation consists in computing the number of samples in each
chip (accordingly to Equation 4.9) in order to address the partial sum
vector and to select the appropriate Early, Prompt, and Late sequence.
This is done by the mean of a NCO updated at the code frequency rate
with a phase increment equal to the mean number of samples per chip.
The code mixing is performed by multiplying each Early, Prompt, and Late
partial sum sequence with the nominal chip sequence at the code frequency
rate.
The carrier generation consists in computing the number of partial sums
contained in each carrier batch (accordingly to Equation 4.3). This is done
by the mean of a NCO updated at the Doppler frequency rate with a phase
increment equal to the mean number of partial sums per batch.
The batches associated to the same phase value (i.e., every 2N+1th batch)
are re-grouped and accumulated to be multiplied once with the correspond-
ing complex amplitude value.
The accumulation of the partial sums is distributed over the different car-
rier batches.
This new architecture offers several advantages:
◦ The batch processing reduces significantly the complexity (or the com-
putational load) of the baseband operations, especially in terms of
multiplications. This leads to an amount of required operations that
is fully suitable for a real-time implementation even on low-cost CPUs.
◦ The use of a NCO for both the carrier and the code generation allows
the creation of the waveforms at any desired phase and frequency, as in
a standard hardware receiver. This allows a real-time compensation of
the residual Doppler (on both the carrier and the code) and any quartz
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offset or drift. It also greatly simplifies the integration of standard
tracking algorithms and loops in the receiver.
◦ The architecture is flexible and can easily accommodate various signal
configurations (sampling frequency, signal and carrier quantization,
new signals, . . . ) without any significant code change. Furthermore,
the receiver can handle high sampling frequencies as they only affect
the computation of the first partial sums in a linear way with a mini-
mum impact on the overall complexity.
◦ The memory requirements are drastically reduced as no oversampled
carrier or code sequence need to be stored.
◦ The partial sum architecture can be fully reused by the acquisition, as
well as by the tracking engine.
But there are also some drawbacks:
◦ The Early, Prompt, and Late code replica spacing (or the correlator
spacing) is restricted to integer multiples of one sample (i.e., the mini-
mum spacing between Early-Prompt and Prompt-Late is one sample).
◦ The assumption of constant partial sum size (in this case: eight sam-
ples) causes a slight deformation of the correlation peak. However,
this affects all satellites in the same way and does not corrupt the
calculation of the code phases. This issue could also be removed by
interpolating or correcting the correlation triangle.
◦ The carrier batch size is truncated due to the non-integer ratio between
the original batch size and the partial sum size. However, the maxi-
mum error introduced is smaller than eight samples (to be compared
to batch sizes in the range of [8000:100] samples).
◦ The solution is optimized for GNSS signals with relatively low code
chip rates (like the GPS L1 with 1.023 MHz). The number of samples
per partial sum decreases when the code chip rate increases, making
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the architecture less efficient.
This new architecture was published in a pending patent application: [62]
and [63].
4.5 Summary
This chapter presented the new architecture of a real-time capable software
receiver which implementation is described in Chapter 5.
The first step consisted in finding the separation between hard- and soft-
ware, i.e., which part must still be present in hardware (like the antenna
and the ADC) and which can be performed in software. To relax the
constraints on the software side, an additional pre-processing stage was
introduced (called BBPP) that converted the incoming sample stream to
an appropriate configuration and format for the software receiver. The
introduction of the BBPP stage allowed the development of the following
architecture, as the IF (imposed by the RF front-end) was already removed
and the software receiver only had to generate the Doppler frequency, nor-
mally much lower than the IF (several kHz↔ several MHz). The incoming
samples have also been arranged in an optimal way for the transmission to
the software processing unit running on the host system.
Following this new configuration, the architecture for the software base-
band processing units was developed and the corresponding algorithms
elaborated. The main contribution was the introduction of the batch pro-
cessing (for the code and carrier removal) that allowed to reduce the number
of needed operations. The following sections of the chapter described the
different processing blocks, like the acquisition and tracking architecture,
optimized for the use with the BBPP stage.
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The chapter concluded with a comparison of the new architecture with the
“standard” architectures in terms of needed operations. It was shown that
the new architecture reduced drastically the number of required operations,
either for the baseband operations (like acquisition or tracking), as well as
also for the (real-time) generation of the code and the carrier.
This chapter contains the following contributions worked out and partially
published during the elaboration of this thesis:
◦ The proposition of using a BBPP stage to pre-process the signal allowing
to lower the computational load of the software receiver;
◦ The main and the most important contribution elaborated during the
duration of the thesis is the proposition of the completely new concept
of using batch processing for the carrier and code removal. This concept
also implies the inversion of the standard processing stage of carrier and
code removal.

Chapter 5
Implementation of new
architecture and
algorithms
5.1 Introduction
This section describes the implementation of the new architecture. First,
the solution on the front-end unit is presented, together with the configura-
tion of the USB 2.0 interface. Afterwards, the implementation of the new
architecture (with the use of partial sums) is detailed, together with the
needed discriminator loops and a description of the realized aiding solution.
The chapter closes with a schematic overview of the final software receiver
prototype and an overview of the external libraries and header files.
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5.2 Front-end unit
The main goal of the front-end unit is to sample, pre-process, and transmit
the incoming satellites signals to the software receiver. This section covers
the implementation on the front-end unit that represents the hardware
part of the software receiver. The front-end unit (see Figure 5.1) consists
mainly of the following components:
◦ RF front-end board (made with discrete components);
◦ FPGA (Altera Cyclone II) on FPGA-DEV board;
◦ USB 2.0 Controller (Cypress EZ-USB FX2LP) on FPGA-DEV board.
ADC
RF front-end board FPGA-DEV board
to software
receiver
FPGA USBRF
Figure 5.1: Front-end unit
5.2.1 RF front-end board
The RF front-end board needs a clock input for the on-board PLL (to
down-convert the incoming signal) and for the ADC (to sample the down-
converted signal). This clock is generated by the FPGA at a frequency of
24 MHz and the PLL is configured to generate a frequency of FLO = 1572
MHz, resulting in an intermediate frequency of Fif = 3.42 MHz.
The summary of the specifications of the RF front-end board in given in
Table 5.1.
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Parameter Value
Total power gain 102 dB
Noise figure 3 dB
Nq 5 bits
FLO 1572.00 MHz
Fif 3.42 MHz
Fs 24 MHz
Table 5.1: Specification of the RF front-end board
5.2.2 FPGA
The main goal of the FPGA is programming the discrete components on
the RF board (mainly the PLL and the Programmable Gain Amplifier
(PGA)), pre-processing the incoming samples, and re-arranging the data
for the transmission to the USB controller.
RF board programming
As written above, the FPGA is responsible for programming the PLL and
PGA on the RF front-end board, with the specifications given in Table 5.1.
The complete programming routine is automatically executed after the
configuration of the FPGA. There is currently no automatic check im-
plemented for testing if the programming was successful. Therefore, an
external verification is necessary and recommended.
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Baseband pre-processing (BBPP) unit
The BBPP unit is a top level component common to all channels. It is
responsible for the following three main operations:
1. Data filtering
2. Data baseband down-conversion
3. Data bandwidth reduction
The incoming analog satellite signal is sampled at 24 MHz with a 5 bit
resolution by the RF board and enters then the BBPP unit. It is first
high-pass filtered (with a first order Infinite Impulse Response (IIR) fil-
ter) to remove any residual DC components and then down-converted to
baseband with the help of a 3.42 MHz LO (implemented as a NCO with
a resolution of 32 bits). The signal quantification is also decreased from 5
bits to 3 bits. The baseband signal is then low-pass filtered (with a Finite
Impulse Response (FIR) filter of order 23 with 24 symmetrical coefficients)
in order to reduce the sampling frequency from 24 MHz to 8 MHz. The
signal samples are re-arranged and transmitted to the USB controller that
transmits the packets to the host computer. The BBPP unit scheme is
shown in Figure 5.2.
Interface to USB controller
The BBPP unit provides a data stream of 2 · 3 bits (I and Q) sampled at
8 MHz. The FPGA is in charge of re-arranging the data so that it can be
transmitted as efficiently as possible to the USB controller. The interface
of the Cypress USB controller is programmed to accept 16 bits in parallel.
Therefore, the incoming samples (I and Q) are zero-padded to 4 bits and
concatenated into an 8 bit vector, as shown in Table 5.2.
Chapter 5 Implementation of new architecture and algorithms 149
BWR
5 bits
DC
removal LO = 3.42 MHz
3 bits, 
IF = 0 MHz
Low-pass
Fs = 8 MHz
to USB
controller
Figure 5.2: Baseband Pre-Processing unit
D7 D6 D5 D4 D3 D2 D1 D0
0 I2 I1 I0 0 Q2 Q1 Q0
Table 5.2: Bit alignment/re-arrangement for USB interface
The so formed 8 bit vectors are sequentially stored in a 32 bit circular
buffer at a rate of 24 MHz. When 16 bits of data are available, the content
is handed to the USB controller.
5.2.3 USB interface
The Cypress USB controller is the gateway between the front-end unit and
the host system on which the software receiver is running, as depicted in
Figure 5.3.
150 5.2. Front-end unit
FPGA USB
RF front-end FPGA-DEV board Host system
RF ADC USB
SW 
RX
Figure 5.3: Position of Cypress USB controller in the complete setup
Cypress USB endpoint configuration
The USB host communicates with the connected devices through different
endpoints, as described in Section 4.3.3. The following endpoints have been
implemented in the Cypress USB controller for the use with the software
receiver (see Figure 5.4):
◦ Endpoint 1
As the FPGA has to be programmed at every startup, a dedicated
endpoint is used for this task. This is done by the use of endpoint 1
(direction out, mode bulk).
◦ Endpoint 8
As the FPGA must be able to be configured during run-time, a dedi-
cated endpoint is used for this task. This is done by the use of endpoint
8 (direction out, mode bulk, double buffered).
The FPGA reads regularly the content of this endpoint and updates the
internal registers accordingly.
◦ Endpoint 2
The incoming data has to be transmitted to the host system without
losing any samples. An isochronous endpoint has a specific reserved
bandwidth for data and is used for streaming the data. Endpoint 2 is
defined for this task (direction in, mode isochronous, triple buffered).
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Figure 5.4: Configuration of USB endpoints
The CPU clock of the Cypress USB controller is set to 48 MHz to assure a
sufficient handling speed for the incoming data. The data stream from the
FPGA is directly written into the corresponding endpoint FIFOs, without
any interaction of the CPU. This allows a high-speed transmission of the
data.
The Cypress USB controller is configured in a slave FIFO mode. That
allows the FPGA to act as the master, i.e., the FPGA generates the clock
for sending and receiving data to and from the Cypress USB endpoint
FIFOs.
The isochronous endpoint 2 is used to get the sampled data from the front-
end unit into the computer with the software receiver. To be able to
transmit 8’000 samples/second, the endpoint is configured to use triple
buffering with a packet size of 1’024 bytes. One packet is transmitted per
152 5.3. USB real-time data handling
microframe and the slave FIFO is configured with a 16 bit width to forward
automatically 1’024 bytes.
With these settings, the USB controller is able to transmit data at a rate
of 8 MBytes/s in isochronous mode. As the RF board outputs only 8
Msamples/s (or 8’000’000 Bytes/s), it sometimes occurs that the FIFO
buffers are not completely filled with data and therefore zero-packets are
transmitted. These zero-packets have to be filtered out by the software
running on the computer. Details can be found in the Section 5.3.
5.3 USB real-time data handling
This section describes the USB real-time data handling on the host system.
The RF board samples the incoming GNSS signal at 24 MHz and the
BBPP stage reduces the data bandwidth to 8 MHz. The samples for I
and Q are each represented on 3 bits (as unsigned integers) and the FPGA
aligns these values to form a 8 bit value (the remaining 2 bits are filled
with 0) (see Table 5.2).
The maximum throughput from the front-end board is therefore 8 Msam-
ples/s (or 8’000’000 bytes/s). As a continuous data stream is essential to
keep the synchronization between the receiver and the respective satellite
signals, great care has to be given to an uninterrupted handling of the
incoming data.
The Cypress USB controller supports this throughput without any prob-
lems. USB 2.0 devices can communicate at a speed of up to 480 MBit/s
(= 60 MBytes/s) in bulk mode (theoretical value), while the maximum
bandwidth with isochronous transfer is 24 MBytes/s [64].
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Isochronous data is time-critical and is used to stream data like in audio
and video applications. For this reason, the isochronous transfer is chosen
for the software receiver implementation. The firmware of the Cypress
USB controller is described in detail in Section 5.2.3. The current section
only covers the implementation on the computer side.
5.3.1 Finding device
The USB driver sets a specific GUID for the front-end unit that allows
finding the device on the USB bus with the Windows function SetupDi-
GetClassDivs(). If the device and details about the device interface are
found, a valid handle is returned that can be used by the software receiver
to communicate with the front-end device.
This solution allows that the software receiver front-end can be connected
to any available USB port and the software finds automatically the position
on the USB tree.
5.3.2 Initialization
The USB interface has to be initialized correctly by the software running
on the computer. Several parameters have to be set, among others:
◦ Number of isochronous packets per transfer;
◦ Length of isochronous packets;
◦ One or several data buffers for saving the incoming data stream;
◦ Special functions (or threads) to handle the data saving;
◦ Special events to indicate that new data is available for processing.
154 5.3. USB real-time data handling
The number of isochronous USB packets per transfer specifies the number
of packets that are requested on every transfer and has to be a multiple of
8 (as defined in the USB specifications [64]). This is due to the fact that
every millisecond, eight packets are transferred what defines the length of
one transfer request.
The length of the isochronous USB packets specifies how many bytes one
packet contains. This value has to correspond to the value used in the USB
firmware description. The default value is 1024 bytes that was also used
in the following implementation.
To assure an uninterrupted transfer of the incoming data, two buffers are
allocated for saving the incoming data stream (double buffering technique).
Additionally, two dedicated threads are created for the USB transfer. First,
a producer thread with high priority that handles the reading of the USB
data stream from the front-end unit and the correct saving of the data into
the two data buffers. Second, a consumer thread for getting the elapsed
time information and indicating the availability of new data to the main
application via events.
5.3.3 Events
When designing a real-time capable software receiver, the data processing
has to be faster than the arrival of new data. If this condition is not satis-
fied, the receiver will not work in real-time. This implies that the receiver
will have to wait for new data after having done all the calculations with
the current data set. Events are used to indicate that new data is avail-
able. Compared to interrupts, events are normally handled synchronously,
i.e., the program explicitly waits for an event to be serviced whereas an
interrupt can demand service at any time.
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Two events are created for the USB transfer functions:
◦ The usbWriteEvent to indicate that a new data buffer is completely filled
and available for processing (watched by the consumer thread). This
event is reset automatically as soon as it was detected by the consumer
thread.
◦ The processDataEvent to indicate that new data is available for pro-
cessing (watched by the main application). This event has to be reset
manually what is done by the main application as soon as it has finished
to process the data in the buffer.
This configuration allows the main application to process the data in the
buffer for a longer time than the duration of the complete data buffer,
e.g., during the acquisition phase where real-time data processing is not
absolutely mandatory. At the same time, it assures that – as soon as the
processing is finished – new data is available.
5.3.4 Threads
In software, it is not possible to start several tasks in parallel (contrarily
to hardware where different tasks can run concurrently). The executed
program (also called a process) runs sequentially and a new process can only
be launched when the last one has finished. Nevertheless, modern operating
systems offer the possibility to run several tasks in parallel. On a single
processor, multithreading generally occurs by time-division multiplexing
and the processor switches between the different threads. This context
switching generally happens frequently enough that the user perceives the
threads or tasks as running at the same time (the Windows operating
system switches between the different tasks every 10 – 15 ms [65]). On a
multiprocessor or multi-core system, the threads or tasks will generally run
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at the same time, with each processor or core running a particular thread
or task.
In a software receiver, the digitized samples are streamed from the ADC
(and in this case, pre-processed by the FPGA) to the host system. An
interruption of the incoming data stream would lead to a sudden loss of
tracking and the satellites would have to be re-acquired again. Therefore,
special care has to be taken that no data samples are lost during trans-
mission and that the software is not occupied with another task and can
therefore not read out new data. To assure an uninterrupted transfer, two
additional threads (beside the main application) are created:
◦ The producer thread for reading and saving the incoming data stream;
◦ The consumer thread for incrementing the millisecond and 20 millisec-
onds counters and indicating the availability of new data to the main
application.
Producer thread
The producer thread initializes several (typically 8 to 16) concurrent USB
transfer requests to assure an uninterrupted transfer. As only one transfer
request can be active at the same time, the remaining transfer requests
are queued automatically by the operating system. As soon as the first
transfer finishes, the second is executed and the data of the first transfer
is read. The number of received data is compared to the defined USB
transfer length to check if a block with empty data was transmitted. The
empty data block is removed by slicing the complete received data block
to the smallest element (one frame = 1’024 bytes) and comparing them
with a zero block. The data containing information is handed over to
the function that saves the data in the correct data buffer. The transfer
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that just finished is reset and re-launched again (i.e. it is queued by the
operating system as another transfer is currently active).
There are two data buffers implemented, each containing 160’000 samples
(or bytes) that corresponds to 20 ms of data. The function responsible for
saving the data into the correct data buffer, obtains the new data from
the producer thread and checks if there is enough space in the currently
active data buffer to save the complete packet. If this is possible, the
new data is entirely placed in the data buffer and the writing pointer is
incremented by the length of the packet. If there is not enough space for the
whole packet, the current active data buffer is filled up and the remaining
bytes are written to the second data buffer that becomes the active data
buffer for the subsequent transfers. To signalize a complete buffer, an event
is generated (named usbWriteEvent) that is permanently watched by the
consumer thread.
Consumer thread
The consumer thread waits for the usbWriteEvent and as soon as this
event is set, the thread copies the new data buffer into a temporary buffer
that will be processed by the main application afterwards, increments the
1ms and the 20ms counter and creates an event for the main application
(processDataEvent) to indicate that the data is ready to be processed. The
usbWriteEvent is reset automatically.
The consumer thread increments the two counters every time a new data
buffer is available (i.e., every 20 milliseconds). The 1ms counter is incre-
mented by 20 while the 20ms counter is incremented by one. This gives
in fact two parallel counters with a scaling factor of 20. While the 20ms
counter indicates the number of processed data buffers, the 1ms counter is
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used as the internal time base and assures that the software receiver gets
accurate information of the elapsed time, even if the main application did
not yet finished to process the data. It is more accurate to count the num-
ber of processed samples than to rely on the internal clock of the operating
system: As Windows is a non-real-time operating system, the accuracy of
the internal PC clock is limited to the base of the Windows task scheduler,
which is 10 ms.
The main application resets the processDataEvent manually as soon as it
has finished. This operations assures that only the latest available data is
processed. The relation between the threads is illustrated in Figure 5.5.
Figure 5.5: Threads relations and events
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5.3.5 Notes
In terms of programming complexity, the isochronous transfer method is
definitively not the easiest transfer mode. Its setup and the correct han-
dling of the returns are more complicated than with the other transfer
methods. When working with isochronous transfers, attention has to be
paid to the expected bandwidth. It is not recommended to use the highest
transfer rate because this would cause a lot of empty frames (only zero
values are transmitted) that have to be filtered out after reception. There-
fore, it would be perfect to use exactly the same speed as the incoming data
stream. Unfortunately this is often not possible as the USB specification
defines only packet sizes of 512 or 1024 bytes.
5.4 Baseband processing
This section describes the implementation of the baseband processing al-
gorithms, as presented in Section 4.4.1.
The baseband processing can be divided in three stages: acquisition, re-
acquisition, and tracking. All channels are processed together within the
same stage and the receiver waits for all channels to be ready before switch-
ing to the next stage. This means that all channels are in the same state.
Once in tracking stage, there is currently no way for a channel to go back
into a previous stage; this makes the re-acquisition of lost satellites and
the acquisition of new satellites impossible.
This section first explains the implementation of the partial sum compu-
tation. This component is the main core of the whole architecture and it
is used by all other baseband processes. Then, the implementation of the
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code and carrier generation are presented needed to address the correct
partial sums used afterwards for the code and carrier removal. Finally, the
implementation of the three processing stages is presented, as well as the
code phase measurements and the simple tracking loops.
5.4.1 Computation of the partial sums
The incoming analog data is sampled by the ADC on the front-end unit at
a rate of 8 MHz (for I and Q). The two corresponding samples (each a 3
bit value) are aligned in the FPGA to one byte D allowing to reduce the
throughput on the USB interface. The bit alignment is show in Table 5.3.
D7 D6 D5 D4 D3 D2 D1 D0
0 I2 I1 I0 0 Q2 Q1 Q0
Table 5.3: Bit alignment of transmitted data byte D
Both I and Q samples are given as unsigned integers and can be easily
extracted as shown in Equation 5.1.
In = D >> 4
Qn = D & 7
(5.1)
The partial sums PI(n) and PQ(n) are computed iteratively with each
I(n) and Q(n) sample, using one addition and one subtraction, as given in
Equation 4.10 . Both I(n) and Q(n) samples are originally signed values
(output from the ADCs on the RF front-end board) in the range of [−4; 3]
and are transformed in the FPGA into unsigned integers in order to simplify
their decoding in Equation 5.1. This offset is compensated in the first
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partial sums PI(0) and PQ(0) by subtracting the decimal value of 4 from
each sample. In the subsequent calculations (PI(n + 1) and PQ(n + 1)),
this operation is no longer necessary as the offset is eliminated by the sum
and the subtraction.
5.4.2 Code generation
The code generator is implemented as a standard NCO updated at the
code frequency rate (i.e., no oversampled version of the code is generated).
The code NCO increment is the average of the number of samples per
chip (P = Fs/Fcode). The accumulated value is rounded to the next lower
integer and used to address the partial sum vector in order to select the
correct partial sums. The different code replicas (Early, Prompt, and Late)
are obtained by shifting the original pointer by a constant offset (3 samples
to obtain nearly a half chip correlator spacing). The idea is illustrated in
Figure 5.6.
Code NCO
Fcode
Partial sum vector
P (0)I
P (1)I
P (0)Q
P (1)Q
P (N -1)I s P (N -1)Q s
P (0)I,Q
P (3)I,Q
P (6)I,Q
Early
Prompt
Late
Figure 5.6: Code NCO used for addressing the partial sum vector V
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Table 5.4 shows an example of the addressing obtained from a NCO with
an average number of samples per chip of 7.82 (= increment value) and a
correlator spacing of 3 samples.
Chip
0 1 2 3 4 5 . . .
NCO accumulator 0 7.82 15.64 23.46 31.28 39.1 . . .
Address (Early) 0 7 15 23 31 39 . . .
Address (Prompt) 3 10 18 26 34 42 . . .
Address (Late) 6 13 21 29 37 45 . . .
Table 5.4: Addressing obtained from a NCO with a
phase increment of 7.82 and a correlator spacing of 3
The encoding of the number of samples per chip (either 7 or 8) requires 4
bits (810 = 10002). The increment value is multiplied by 228 and stored as
a 32 bit unsigned integer to get a sufficient accuracy of the addressing and
to avoid floating point calculations. The 4 Most Significant Bits (MSBs)
represent the integer part and the 28 Least Significant Bits (LSBs) the
floating part. The same technique is also applied for the accumulator.
In the final implementation, the 4 MSBs are transferred and integrated
separately into the addressing pointer of the partial sum vector and reset
after each iteration to avoid an overflow of the accumulator. This approach
is shown in Table 5.5. Please note the difference to Table 5.4 in the row
’NCO accumulator ’.
The implementation is described in Equation 5.2.
NCOP = (NCOP & 228) + P
PointerP = PointerP + (NCOP >> 28)
(5.2)
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Chip
0 1 2 3 4 5 · · ·
NCO accumulator 0 7.82 8.64 8.46 8.28 8.1 · · ·
Address (Early) 0 7 15 23 31 39 · · ·
Address (Prompt) 3 10 18 26 34 42 · · ·
Address (Late) 6 13 21 29 37 45 · · ·
Table 5.5: Modified addressing obtained from a code NCO
with a phase increment of 7.82 and a correlator spacing of 3
This modifications brings the advantage that all the operations are exe-
cuted with 32 bit unsigned integers and the increment and the accumulator
has a precision of 28 bits.
5.4.3 Carrier generation
The carrier generation is implemented as a standard NCO updated at the
Doppler frequency rate. The increment corresponds to the average number
of samples per carrier batch (i.e., B = Fs/
(
2Nq+1 · Fcar
)
).
This means that the code and the carrier NCO are updated at different
rates (code and carrier rate, respectively). In order to simplify the im-
plementation, the code and the carrier generators are synchronized and
updated at the code frequency rate (which is higher than the Doppler
frequency rate). This allows integrating both operations into one sin-
gle loop over the chips and avoids the overlapping of two calculations
at different frequencies. Therefore, the increment of the carrier NCO
changes corresponding to the number of carrier phases per chip (i.e., B =(
2Nq+1 · Fcar
)
/Fcode).
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The accumulator value is rounded to the next lower integer value and used
to determine the carrier phase value corresponding to the current chip, as
illustrated in Figure 5.7.
Accumulators
Early
Prompt
Late
0
1
15
Carrier NCO
Fcode
Figure 5.7: Carrier NCO addressing the 16 carrier batch
accumulators associated to the different carrier phases
The process should be illustrated by the example of a NCO generating a
carrier frequency of 5 kHz. The accumulator is incremented at the nominal
code frequency rate (1.023 MHz) with the average number of carrier batches
per chip equal to 0.039 (for Nq = 2). Each accumulator overflow represents
the beginning of a new carrier cycle. The accumulator increases as shown
in Table 5.6.
In the final implementation, the 16 different carrier phases (for Nq = 3) are
encoded with 4 bits. Consequently, the increment value is multiplied by
228 and stored as a 32 bit unsigned integer, with the 4 MSBs representing
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Chip
0 1 . . . 25 26 . . .
NCO accumulator 0 0.039 . . . 0.977 1.017 . . .
Carrier batch 0 0 . . . 0 1 . . .
Table 5.6: Carrier NCO updated at the code frequency rate with a
phase increment of 0.039 carrier batches per chip
the integer part and the 28 LSBs the floating part of the carrier phase.
The same principle applies for the accumulator.
The implementation is described in Equation 5.3.
NCOB = NCOB +B
PointerB = NCO >> 28
(5.3)
This modification brings the same advantage as for the code NCO imple-
mentation: all the operations are executed with 32 bit unsigned integers
and the increment and the accumulator have a precision of 28 bits.
5.4.4 Code removal
The code removal process is performed at the code frequency rate by mul-
tiplying each partial sum with the corresponding chip value. The result is
then integrated in an accumulator correspondingly to the current value of
the carrier NCO.
In order to reduce the amount of operations involved in the code removal
process, the partial sums are stored into two different accumulators accord-
ingly to the current chip value (0 or 1), as illustrated in Figure 5.8.
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Figure 5.8: The 2x16 complex accumulators are addressed
accordingly to the chip value and the carrier NCO
At the end of each integration period, the second accumulator result is
subtracted from the first one in order to recreate the original correlation
result, as given in Equation 5.4. This operation is done for every carrier
phase, giving a total number of 16.∑
EI,Q(i) =
∑
EI,Q(i, 1)−
∑
EI,Q(i, 0)∑
PI,Q(i) =
∑
PI,Q(i, 1)−
∑
PI,Q(i, 0)∑
LI,Q(i) =
∑
LI,Q(i, 1)−
∑
LI,Q(i, 0) for i ∈ [0; 15]
(5.4)
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As this operation runs at the frequency of the code, 16 complex accumu-
lators are dumped and stored separately for every millisecond.
5.4.5 Carrier removal
The carrier removal consists in accumulating and multiplying the 16 com-
plex accumulator values obtained from Section 5.4.4 with their correspond-
ing carrier amplitude levels (±1,±2,±3,±4,±5) in order to obtain the
final in-phase and quadrature correlation values
∑
EI ,
∑
PI ,
∑
LI and∑
EQ,
∑
PQ,
∑
LQ. The carrier removal is executed every millisecond
following Equation 5.5 (only the equations for the Early components are
given, but the same principle applies for the Late and Prompt) with the
components given in Equation 5.6 and Equation 5.7.∑
EI = 1 ·
[∑
EII(0) +
∑
EQQ(0)
]
+ 2 ·
[∑
EII(1) +
∑
EQQ(1)
]
+ 4 ·
[∑
EII(2) +
∑
EQQ(2)
]
+ 5 ·
[∑
EII(3) +
∑
EQQ(3)
]
∑
EQ = 1 ·
[∑
EQI(0)−
∑
EIQ(0)
]
+ 2 ·
[∑
EQI(1)−
∑
EIQ(1)
]
+ 4 ·
[∑
EQI(2)−
∑
EIQ(2)
]
+ 5 ·
[∑
EQI(3)−
∑
EIQ(3)
]
(5.5)
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∑
EII(0) =
∑
EI(4)−
∑
EI(12)−
∑
EI(3) +
∑
EI(11)∑
EIQ(0) =
∑
EI(7)−
∑
EI(15) +
∑
EI(0)−
∑
EI(8)∑
EII(1) =
∑
EI(5)−
∑
EI(13)−
∑
EI(2) +
∑
EI(10)∑
EIQ(1) =
∑
EI(6)−
∑
EI(14) +
∑
EI(1)−
∑
EI(9)∑
EII(2) =
∑
EI(6)−
∑
EI(14)−
∑
EI(1) +
∑
EI(9)∑
EIQ(2) =
∑
EI(5)−
∑
EI(13) +
∑
EI(2)−
∑
EI(10)∑
EII(3) =
∑
EI(7)−
∑
EI(15)−
∑
EI(0) +
∑
EI(8)∑
EIQ(3) =
∑
EI(4)−
∑
EI(12) +
∑
EI(3)−
∑
EI(11)
(5.6)
∑
EQQ(0) =
∑
EQ(7)−
∑
EQ(15) +
∑
EQ(0)−
∑
EQ(8)∑
EQI(0) =
∑
EQ(4)−
∑
EQ(12)−
∑
EQ(3) +
∑
EQ(11)∑
EQQ(1) =
∑
EQ(6)−
∑
EQ(14) +
∑
EQ(1)−
∑
EQ(9)∑
EQI(1) =
∑
EQ(5)−
∑
EQ(13)−
∑
EQ(2) +
∑
EQ(10)∑
EQQ(2) =
∑
EQ(5)−
∑
EQ(13) +
∑
EQ(2)−
∑
EQ(10)∑
EQI(2) =
∑
EQ(6)−
∑
EQ(14)−
∑
EQ(1) +
∑
EQ(9)∑
EQQ(3) =
∑
EQ(4)−
∑
EQ(12) +
∑
EQ(3)−
∑
EQ(11)∑
EQI(3) =
∑
EQ(7)−
∑
EQ(15)−
∑
EQ(0) +
∑
EQ(8)
(5.7)
The carrier removal results in 20 complex correlation values coherently
integrated over 1 ms. Note that each code period is integrated separately
in order to provide a maximum of flexibility to the further tracking loops.
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5.4.6 Acquisition
The receiver has to deal with a large Doppler offset (± 50 kHz), mainly due
to the quartz offset that can take a value up to ± 45 kHz. The acquisition
stage use the parallel frequency search (post-FFT) algorithm as described
in Section 4.4.4 and is characterized by the numeric parameters given in
Table 5.7.
Parameter Value
Pre-detection time Tcoh = 9.8 µs
Consecutive partial correlations P = 1024
Total coherent integration time Tint = P · Tcoh = 10 ms
Frequency search bandwidth 1/Tcoh = 102′400 Hz
Frequency bin width 1/Tint = 100 Hz
FFT size N = 1024
Correlator spacing 1/8th of chip
Table 5.7: Parameters for acquisition stage
The sensitivity of the acquisition is influenced by the following two pro-
cesses: the pre-detection time leads to a global power envelope (dashed blue
line in Figure 5.9) proportional to sinc2(pi ·∆F · Tcoh), while the number
of bins and thus their frequency width leads to the frequency bin envelope
(red line in Figure 5.9, centered at 0 Hz) proportional to sinc2(pi ·∆F ·Tint).
The worst case occurs when the Doppler shift falls exactly between two
neighboring bins. In this case, both bins fire a response and the sensitivity
drops of up to -3.92 dB (blue line in Figure 5.10). This loss can be partially
recovered by combining two adjacent frequency bins (e.g., by computing the
difference between two adjacent bin responses). It is theoretically possible
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Figure 5.9: Acquisition sensitivity
to recover about 3 dB and limit the degradation to approximately -1 dB
(dashed red line in Figure 5.10). For more details, refer to [11].
The following steps are performed in the acquisition stage:
1. Computing the partial sums of the incoming data stream by accu-
mulating 8 samples (see Section 5.4.1);
2. Selecting a sequence of 10’240 partial sums (= 81’920 samples or 10
milliseconds) by addressing the partial sum vector with the help of
the code NCO (see Section 5.4.2);
3. Multiplying the obtained sequence point by point with a sequence of
10’240 chips (∼= 10 ms of code) in order to remove the PRN code;
4. Regrouping and accumulating the results into batches of approxi-
mately 100 chips in order to form the 1024 pre-detection sums;
5. Performing the FFT on the 1024 pre-detection sums;
6. Computing the energy of each data bin as well as the energy resulting
from the difference of two consecutive data bins;
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Figure 5.10: Recovery for post-FFT sensitivity loss
7. Comparing the obtained value the threshold to declare the satellite
present or not.
In order to obtain a 1/8 of chip search resolution, the whole operation is
repeated up to 8 times, each time selecting a new partial sum sequence
shifted by 1 sample with the respect to the previous one. The implemen-
tation of the parallel frequency search exploits therefore completely the
partial sum structure.
When the satellite is found in the incoming signal, the corresponding in-
formation is saved and the channel is marked to be processed afterwards
by the re-aquisition stage.
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5.4.7 Re-Acquisition
The re-acquisition process is implemented as a parallel code search on the
frequency bins provided by the first acquisition stage (Section 5.4.6). This
guarantees a short processing time as the search space is reduced from ±
45 kHz to a few frequency bins only. Additionally, possible code drifts can
be detected more easily.
The term re-acquisition does not mean that a lost satellite can be found by
this method but this stage is used to confirm the presence of the satellite
in the incoming signal and to refine the Doppler frequency and the code
phase. This stage is necessary because all channels are in the same state
(acquisition or tracking) and a significant amount of time between the first
and the last successful acquisition can elapse.
The re-acquisition stage is characterized by the numeric parameters given
in Table 5.8.
Parameter Value
Coherent integration time Tint = 7 ms
FFT size N = 8192
Correlator spacing 1/8th of chip
Table 5.8: Parameters for re-acquisition stage
The length of the input signals for the FFT calculation must be carefully
selected and arranged with zero padding as the number of chips in a PRN
code period is not a power of 2 (1023 6= 2n). The possible sizes for the
FFT are either 8’184 or 16’368 chips (that will be zero-padded to 8’192
or 16’368 values, respectively) to provide approximately 10 ms coherent
integration time. The 8’184 chips correspond to 8 ms, while the 16’368
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chips correspond to 16 ms. Due to the requirements of the alternate half-
bits method (consisting in integrating twice on a maximum of 10 ms to
overcome a possible data bit transition), only the 8 ms chip sequence is
considered. As one additional code period is needed to discard the end
effect (see Section 4.4.5) caused by the unknown code phase of the incoming
signal, the equivalent coherent integration time is reduced from 8 to 7 ms.
The following steps are performed in the re-acquisition stage:
1. Computing the partial sums of the incoming data stream by accu-
mulating 8 samples (see Section 5.4.1);
2. Selecting a sequence of 8’184 partial sums by addressing the partial
sum vector with the help of the code NCO (see Section 5.4.2);
3. Multiplying the obtained sequence point by point with the carrier
(generated in real-time by a NCO) to remove the residual Doppler
frequency (see Section 5.4.5);
4. Left zero padding of the sequence to form a vector of 8’192 points on
which a FFT is performed;
5. Multiplying the obtained result point by point with the FFT of one
single PRN code period (right zero padded to 8’192 points);
6. Performing the inverse FFT on the obtained sequence;
7. Computing the energy of each data point;
8. Comparing the result to the threshold to declare the satellite present
or not.
As in the acquisition stage, this operation is repeated 8 times with a shifted
partial sum to obtain a 1/8 of chip search resolution. The implementation
of the parallel frequency search completely exploits the partial sum struc-
ture.
The codes of the acquired satellites may have changed (typically a few
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tens of chips) during the time spent in the re-acquisition stage due to the
quartz short-term instability. Consequently, the measured code phases are
extrapolated with respect to the code frequency and the re-acquisition time
before entering in the tracking mode. The parallel code search function
then transmits the respective satellite Doppler frequency and code offsets
to the tracking stage.
The two acquisition stages use datasets of 40 ms length, processed in four
packages of 10 ms. The search is initially performed on the first 10 ms
sequence and – if a signal is detected (i.e., the correlation peak is higher
than a pre-defined threshold) – the third 10 ms sequence is processed to
confirm the signal presence. If no signal is detected, the search is done on
the second 10 ms data sequence (and respectively fourth sequence for the
confirmation) in order to get rid of any possible data bit transition.
5.4.8 Tracking
The tracking unit processes data sequences of a length of 20 ms, composed
of 2 · 160’000 samples each. This value is chosen as a trade-off between
speed and memory requirements. The first operation consists in computing
the 160’000 complex partial sums for the whole data sequence. As the same
vector is shared by all the tracking channels this operation is performed
only once every 20 ms. All further operations are specific to every satellites
and therefore need to be repeated for each channel.
The operations of the tracking stage are shown in Figure 5.11. The flow-
chart is run through for every channel and every 20 ms (except the calcu-
lation of the partial sums which are only calculated once every 20 ms).
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Figure 5.11: Flowchart of tracking unit (only one channel illustrated).
The partial sum vector is computed once for all tracking channels
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The NCO code and carrier increments are computed first as they have to
be updated in order to compensate the residual Doppler frequency and the
quartz offset. The next step is the correlation operation which is imple-
mented as a loop iterated at the code frequency rate. For each chip, the
following operations are performed sequentially:
1. The code NCO is first updated in order to determine the number
of samples contained in the current chip (7 or 8) and addresses the
partial sum vector accordingly (see Section 5.4.2 and Section 5.4.4);
2. The carrier NCO is updated in order to determine the corresponding
carrier phase (value between 0 and 15) associated to the current chip
and addresses the appropriate carrier batch accumulator;
3. The code mixing is performed by multiplying the selected partial
sums with the current chip value and by integrating the result into
the accumulator selected in step 2.
As the exact number of chips in the 20 ms data sequence is generally not
an integer value, it is rounded to the next higher integer (and not floored in
order to guarantee that all the 160’000 samples are processed). If needed,
dummy samples are used for completing the last partial sum. When the
loop over the chips has finished, the carrier removal is performed in order to
provide 20 complex correlation results coherently integrated over 1 ms. The
code phase measurement is done and the code and carrier tracking loops
are updated to determine the parameters of the next tracking iteration.
5.4.9 Code phase measurements
The code phase measurements are performed every 20 milliseconds, i.e.,
the measurements are always synchronized with the 160′000th sample for
each channel. As the number of samples processed Nsamples is generally
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slightly higher than 160’000, interpolation is needed to obtain the exact
code phase measurement. A typical example of the code phase measure-
ment is illustrated in Figure 5.12.
Chip 1021
160'005.02
Chip 1022 Chip 0 Chip 1
159'989.38
7.82 samples
159'997.2
160'000 samples
(20 ms)
Code phase
measurement
20'459 20'460 20'461
A
Figure 5.12: Code phase measurement
In the above example, the main tracking loop is iterated 20’461 times
(on a chip basis) and the exact number of processed samples Nsamples
is 160’005.02. This information is stored in the code NCO and can be
obtained by combining the pointer of the chip sum (= 160’005) with the
floating part of the code NCO accumulator (scaled by 228) (= 0.02), as
given in Equation 5.8.
Nsamples = PointerP +
[
(NCOB & 228) >> 28
]
= 160′005.02 samples
(5.8)
As the code phase measurement has to be calculated after 160’000 samples,
the unknown A in Figure 5.12 can be found by Equation 5.9.
A = Nsamples − 160′000
= 5.02 samples
(5.9)
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The exact state of the chip counter after 160’000 samples can be found
with Equation 5.10.
chip counter = 1− A
P
= 1− 5.027.82 = 0.3581 chips
(5.10)
with P being the code NCO increment corresponding to the average num-
ber of samples per chip.
The measured code phases are afterwards transmitted to the navigation
solution to obtain a position fix.
5.4.10 Tracking loops
The tracking loops of the receiver are kept as simple as possible to limit
the computational load of the software receiver and because the main goal
of the implementation is to show the performance of the new architecture.
Code loop
The code loop is implemented as a standard second order DLL, as shown in
Figure 5.13 [3]. The code discriminator is a non coherent Early-minus-Late
with a correlator spacing of 3 samples, computed as in Equation 5.11.
E =
√∑
E2I +
∑
E2Q L =
√∑
L2I +
∑
L2Q
DLL = E + L2 · (E − L)
(5.11)
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+ + +
+ + +
Figure 5.13: Second order DLL
The values
∑
EI ,
∑
EQ and
∑
LI ,
∑
LQ are obtained by non-coherently
integrating all the 20 correlation results (that are coherently integrated
over 1 ms) provided by the carrier removal stage. This guarantees the
integrity of the DLL measurements as they are not affected by a possible
data bit transition. The code loop is updated every 20 ms.
Carrier loop
The carrier loop is implemented as a second order PLL assisted by a first
order FLL, as shown in Figure 5.14 [3]. If the FLL error is set to zero, the
filter becomes a pure second order PLL and vice versa.
The phase and frequency discriminators are implemented as described in
Equation 5.12.
Dot =
∑
PI(t2) ·
∑
PI(t1) +
∑
PQ(t2) ·
∑
PQ(t1)
Cross =
∑
PI(t1) ·
∑
PQ(t2)−
∑
PI(t2) ·
∑
PQ(t1)
PLL =
∑
PQ∑
PI
FLL = atan(Dot,Cross)
t2 − t1
(5.12)
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Figure 5.14: Second order PLL assisted by a first order FLL
In order to be able to deal with high dynamic environments (such as the
quartz short term variation), a short pre-detection time is required. There-
fore
∑
PI and
∑
PQ are coherently integrated over 2 ms, by coherently
adding 2 consecutive correlation results (that are each coherently integrated
over 1 ms). Several phase and frequency measurements are performed and
averaged over 20 ms, minimizing the influence of a possible data bit tran-
sition. The carrier loop is also updated every 20 ms.
5.5 Aiding
The section describes the implementation of the aiding solution for the soft-
ware receiver. Aiding consists in a list of visible satellites for the acquisition
(to improve the acquisition time) and valid ephemeris for the navigation
solution (as the navigation data is not decoded).
Chapter 5 Implementation of new architecture and algorithms 181
The navigation solution needs some basic aiding information to be able to
calculate the Position, Velocity, and Time (PVT) solution. This includes
the ephemeris of the tracked satellites (to be able to position the satellites
in the sky) and an approximate position and time (to be able to position
the receiver on the ground and in time).
The aiding can be performed by two methods:
1. Using an external aiding receiver that is connected to the same input
signal (that delivers the ephemeris, position, and time);
2. Using saved aiding information (ephemeris, last known position, cur-
rent time).
An external aiding receiver (in this case a u-blox 5 evaluation kit (EVK-
5H )) is connected to the same input signal source (simulator or real signal)
as the software receiver. This receiver acquires the satellites and decodes
the ephemeris data of the visible satellites and performs a time synchro-
nization. The information and the current position is polled by the software
receiver and forwarded to the navigation solution that determines the list
of visible satellites. This list is returned to the software receiver that begins
to acquire the visible satellites.
The same information can also be provided by external files and the list
of satellites to search can be specified in an external configuration file.
This file determines if the software receiver uses an external receiver of
saved information for the aiding. If the option for the aiding receiver
is activated, the software receiver establishes a serial connection to the
external receiver and polls and saves the required information. As the
accuracy of the received information may be too good, the software receiver
falsifies the position and decreases the accuracy of the position and of the
time. If this step is not done, the navigation solution can take the (possibly
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more accurate) aiding information as the reference. In this case, the PVT
solution is not calculated with the data from the software receiver. The
modified messages are finally handed to the navigation solution.
If the option for using external files is activated (i.e., the external aiding
receiver is not used), the software receivers reads the files containing the
time and ephemeris information and also falsifies the values (to be sure that
the navigation solution calculates a new PVT solution). It then sends the
modified messages to the navigation solution which returns a list of visible
satellites that have to be searched, as it is done for the configuration with
an external receiver.
It is also possible to specify a default list of satellites in the external config-
uration file. The aiding information still have to be sent to the navigation
solution, but the returned list of visible satellites is ignored and the software
receiver starts acquiring the satellites given in the external configuration
file.
5.6 Final software receiver prototype
Figure 5.15 shows the schematic view of the final software receiver proto-
type, including all the different elements needed for operation:
◦ The front-end unit (with the RF front-end, the FPGA, and the USB
controller) for digitizing and transmitting the data;
◦ The host system running the software receiver and the navigation solu-
tion, together with a graphical user interface for showing the results;
◦ The optional external aiding receiver.
Chapter 5 Implementation of new architecture and algorithms 183
Aiding
receiver
RF FPGA
Front-end unit
USB
Controller
Software
receiver
GUI
Host system
Navigation
solution
USB
Serial
Figure 5.15: Final software receiver prototype
5.7 External libraries and header files
The main goal of the development is to create a software receiver that is
independent of a specific CPU architecture. This implies that CPU spe-
cific commands (as SIMD instructions) have to be avoided. Nevertheless,
some functions depend directly on the libraries of the operating system
(as creating additional threads and events) while others make use of ex-
ternal libraries (as the calculation of the FFT) as they allow the fastest
implementation and execution time.
This section describes the external libraries and header files that have been
used for the implementation of the software receiver. It gives an overview
of the changes that to be performed when the software is compiled for
another platform.
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5.7.1 FFTW
FFTW is a free C subroutine library for computing the discrete Fourier
transform (DFT) in one or more dimensions, of arbitrary input size, and
of both real and complex data. The library uses specific CPU routines
as SSE/SSE2/SE3/3dNow! and supports different platforms and micro-
processors. The availability of the specific instructions (that can speed up
the calculation drastically) is checked at the initialization, but can also be
deactivated completely.
In the software receiver implementation, the version 3.2.1 of FFTW is used
as a dynamic library with double precision (libfftw3-3.dll). The FFT plans
are created using the FFTW MEASURE flag that tells FFTW to find an
optimized plan by actually computing several FFTs and measuring their
execution time. This operation can take some time but is executed only
once at the beginning during the initialization phase when the receiver is
not yet acquiring satellites.
The library with double-precision is compiled to take advantage of the SSE2
instructions (if available). In order to be able to use these instructions,
the array of complex (or real) data passed to FFTW must be specially
aligned in memory (typically 16 bit aligned). This must be done with the
functions fftw malloc (for allocating memory space) and fftw free (for de-
allocating the reserved memory space). These functions have exactly the
same interface and behaviour as malloc/free, except that they ensure that
the returned pointer has the correct alignment.
The code source (and also the compiled libraries for Windows) can be
downloaded on the project homepage at http://www.fftw.org.
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5.7.2 External header files
Table 5.9 gives an overview and a description of the used external header
files and tries to list the functions that are using the provided functions.
File Description Used by
stdio.h Structures, values, macros, and functionsused by the standard I/O routines. FFTW
stddef.h Definitions and declarations for commonconstants, types, and variables. FFTW
math.h Mathematical library. Several functions
windows.h Master include for Windows applications. Handles, events, . . .
process.h Function argument declarations for allprocess control related routines. Threads
cyioctl.h Cypress USB declarations. Cypress controller
setupapi.h Windows setup and device installer ser-vices. Finding USB device
Table 5.9: External header files
5.8 Summary
This chapter presented the implementation of the new architecture devel-
oped in Chapter 4. This work has been one of the main activities during the
development of the software receiver as the complete programming started
from scratch.
Because it is – for the time being – not possible to work with the ideal
software receiver architecture (see Section 3.5), some additional hardware
parts were still needed. The first section described briefly these components
and their goals, together with the needed programming and configuration.
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The next section explained the USB interface, both on the front-end unit
and on the host system side. The chosen configuration and details about
the implementation were explained. This included a discussion about the
different endpoints for sending and receiving data from and to the front-end
unit as well as how the critical real-time data handling was implemented
on the host side. For the latter, the methods for finding and initializing the
device on the host system were first explained. Afterwards, the concept of
using events and different threads for the data handling was presented and
discussed in detail, together with a description of the implementation.
The third section covered the implementation of the baseband operations
on the host system representing the core of the software receiver. The
parameters and the algorithms for the different stages (acquisition, re-
acquisition, and tracking) were explained and the final realization was dis-
cussed. The implementation of the new concept of using partial sums
for the code and carrier removal process was explained in greater detail,
starting with the computation and the storage of the partial sum vector.
The characteristics and the implementation of the algorithms for gener-
ating and removing the code and the carrier in real-time were introduced
and the advantages for the removal process were discussed. This section
was concluded with a discussion about the realization of the code phase
measurements and of the simplified tracking loops.
The last section showed the final software receiver prototype and intro-
duced the concept of aiding and the corresponding implementation, to-
gether with an overview of external libraries that have been used for pro-
gramming the solution.
Chapter 6
Setup, tests, and results
6.1 Introduction
This section describes the tests of the software receiver and discusses the
obtained results.
To be able to measure and estimate the performance of the implemented
software solution, the receiver is tested with two different signal sources:
1. Signal generated with a Spirent simulator (GSS8000);
2. Real signal coming from a fixed roof antenna.
The simulated signal allows testing the software receiver with known sig-
nals and well defined scenarios. The tests can be repeated several times
with the same conditions giving a huge number of measurements that can
be used to give a representative indication of the measured parameters.
Nevertheless, it is important to notice that the simulated signals do not
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correspond always to the real signals as all errors sources can be eliminated
and the signal can show a perfect shape.
The Spirent GSS8000 can simulate multiple satellite signals of a complete
constellation and is used for testing and evaluating the performance of the
whole software receiver, including the navigation solution. The simulated
constellation can have the same characteristics and positions of the dif-
ferent satellites as the ’real-world’ constellation, but can also represent a
constellation that is never possible in the real world. Furthermore, the
signal power levels can easily be changed allowing to test the sensitivity of
the receiver. It is not only possible to simulate a static position (as seen
with a fixed root antenna), but also a moving position of the receiver (with
the conditions as in a car or an aircraft). With this device, the receiver
can be evaluated as under real conditions (see limitation above) and the
comportment of the different algorithms can be analyzed.
Real signals coming from a roof antenna allow testing and evaluating the
software receiver under ’real’ conditions, including all sources of error and
multipath. But in this case, the position is always static.
The software receiver is tested for two aspects:
1. Accuracy and performance;
2. Requirements (processing time, CPU load, memory).
The accuracy and performance tests give an idea of the accuracy, the sensi-
tivity, and the Time To First Fix (TTFF) of the receiver. These values al-
low comparing the performance of the implemented solution to commercial
receivers found currently on the market and also show where optimizations
can or must be applied. A more detailed description (like the parameters
and the exact configuration) is given directly in the result section.
Chapter 6 Setup, tests, and results 189
The requirement tests give an idea of the computational load and memory
requirements of the implemented solution on different architectures. The
time needed to post-process one minute of recorded data on different plat-
forms is measured giving an indication of the brute processing load for the
acquisition and tracking stages. It also shows if the receiver can handle
the data processing in real-time. Additionally, the CPU load and memory
requirements are also measured when the software receiver is working in
real-time streaming mode (i.e., processing a real incoming data stream).
These values are measured for the different stages (initialization, acqui-
sition, and tracking) and on different platforms (Intel Atom N270, Intel
Pentium 4, and Intel Core 2 Duo processor). A detailed description of the
used hardware can be found in Appendix D.
6.2 Test setup
This section describes the test setups and the different tests that have been
performed with the software receiver.
The test setup shown in Figure 6.1 is used for the simulated signals and
the different components are described hereafter.
The Spirent GSS8000 simulator is used to generate the GPS signals for
different satellites from a given scenario (although the GSS8000 could gen-
erate GPS and Galileo signals, only GPS is used for testing the software
receiver). Connected to the Spirent is a power splitter from MiniCircuit
(ZN2PD2-50-S+, [66]) allowing to feed the simulated signal simultaneously
into the software receiver and into the u-blox 5 receiver that is used for
aiding purposes. The software receiver front-end board is connected over
USB to a Dell Precision 380 computer on which the software receiver is
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Figure 6.1: Test setup with simulator
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running. The u-blox 5 receiver is also connected over USB to this com-
puter and is used only for aiding purposes during the initialization phase
of the software receiver (getting initial time and ephemeris information).
Once this information is obtained, the serial connection is no longer used.
A Dell Latitude D430 notebook is connected over Ethernet to the Spirent
simulator and to the Dell Precision 380 computer. It acts as the master of
the automatic test routines and has the following tasks:
1. Loading the correct scenario on the Spirent simulator;
2. Running and stopping the scenarios on the Spirent simulator;
3. Running and stopping the software receiver on the Dell Precision 380;
4. Saving all the measurements.
If the tests are performed with real signals coming from the roof antenna,
the Spirent simulator is replaced by the antenna. In this case, the starting
and stopping of the scenarios becomes obsolete and the notebook serves
mainly to save the measurements.
6.3 Description of the figures
This section describes the figures that are used for presenting the results.
Figure 6.2 shows a template for the static tests, while Table 6.1 describes
the different graphs.
The figures for the dynamic test consist in the same figures as for the static
test, except that the deviation map (graph (a) in Figure 6.2) is replaced
by a plot of the measured track coordinates X versus Y with the reference
track superposed (in red).
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a
b
c
d
Figure 6.2: Template for presenting the results of static tests
Graph Description
a
Deviation map with the position error for X versus Y, including the
average and the standard deviation of the position error (for both
X and Y). This is a superposition of all measurement points from
all runs.
b
Histogram of the position error for X and Y, including the average
errors. This is a superposition of all measurement points from all
runs.
c
Integrated position error for X and Y, including the probability for
50% and 90%. This is a superposition of all measurement points
from all runs.
d
Position error for X and Y versus time, including the number of
satellites used by the navigation solution. This is the average of all
measurement points from all runs.
Table 6.1: Description of the figures for static tests
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The computation of the position error for the dynamic test is obtained by
the following procedure:
1. The reference track was recorded on the Spirent simulator (with a
resolution of 10 ms);
2. The first 100 position fixes of the software receiver were best matched
to the positions of the reference track to achieve a time synchroniza-
tion;
3. For each subsequent position fix, the absolute position error (for X
and Y) was calculated with respect to the reference track.
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6.4 Results
This section contains the results of the tests conducted with the software
receiver. The detailed description of the different tests can be found directly
in the subsection of the corresponding test.
6.4.1 Accuracy and performance tests
(simulated signals)
Static position
During this test, the scenario was set to simulate a static position. After
the specified duration, the simulation and the software receiver are stopped,
the measurements saved and the test re-started, until the defined number
of tests runs was reached. Table 6.2 gives the parameters used for the test
with a static position.
Parameter Value
Latitude N 46◦ 54’
Longitude E 69◦ 0’
Height 500.00 m
Start of simulation 23-Sep-2009 00:00:00
Duration of simulation 3600 seconds
Number of test runs 21
Table 6.2: Parameters for scenario with static position
The number of simulated satellites in view is given in Figure 6.3.
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Figure 6.3: Static test: satellites in view
The simulated satellite constellation, the channel alignment, and the power
levels are given in Figure 6.4. The nominal power level is set to -130 dBm
which corresponds to the minimal signal strength on Earth. The final
power level of each satellite depends on its position in the constellation.
Figure 6.4: Static test: satellite constellation and power levels
The results of all 21 runs is given in Figure 6.5 while the results of the
time-to-first-fix measurements are given in Table 6.3.
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Figure 6.5: Static test: results
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Maximum [s] Minimum [s] Average [s]
Time to first fix 13.44 8.44 10.48
Table 6.3: Time-to-first-fix for scenario with static position
The following observations can be made:
1. The initial constellation contains 3 satellites with a very low elevation
angle (satellites 3, 5, and 10). These satellites progressively disappear
during the simulation and the changes can be clearly observed in the
results (see next point).
2. These 3 satellites strongly influence the position and the latter sys-
tematically “jumps” a few meters when one of them disappears. This
confirms the dependence of the initial position bias with respect to
the constellation geometry.
3. The absolute position error (for X and Y) is kept within 20 meters
for the entire 21 runs. This value was expected, as the navigation
solution of the implemented software receiver was not tuned for high
precision.
4. The position bias evolved over time in a quasi linear way, influenced
by the geometry changes of the constellation. However, it can be
assumed that the average of the bias over a longer observation period
tends to zero. This hypothesis was confirmed with the real signal tests
(see Section 6.4.2).
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Dynamic position
During this test, the scenario was set to simulate a dynamic position. The
duration of the simulation was 3600 seconds and a total of 10 test runs
were performed. The racetrack has to properties shown in Figure 6.6.
Figure 6.6: Dynamic test: racetrack properties
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The number of simulated satellites in view is given in Figure 6.7, while
Figure 6.8 shows the constellation, the channel alignment, and the power
levels of the corresponding simulated satellites. During the whole run, a
sufficient number of visible satellites is available.
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Figure 6.7: Dynamic test: satellites in view
Figure 6.8: Dynamic test: satellite constellation and power levels
The result of a single run is given in Figure 6.9 while the results of the
TTFF measurements are summarized in Table 6.4.
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Figure 6.9: Dynamic test: results
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Maximum [s] Minimum [s] Average [s]
Time to first fix 11.22 9.66 10.28
Table 6.4: Time-to-first-fix for scenario with dynamic position
The following observations can be made:
1. The position error is within 10 meters, which is comparable to the
results obtained from the test with the static position.
2. The biggest errors are observed when the vehicle drives along the
rounded corners of the rectangle. This translates into the “saw tooth”
appearance of the time plot.
3. The time synchronization is achieved by best matching the first 100
position fixes of the software receiver with the positions of the refer-
ence track (with 10 ms resolution).
4. During the complete run, all available satellites have been tracked.
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6.4.2 Accuracy and performance tests
(real signals)
During this test, the software receiver is connected to an Antcom 3GNSSA-
XTR-1 (active L1/L2/L5-band) antenna that is installed on the roof of
building of the Institute. Every measurement run is done for up to 8 hours
with a total of 12 runs. Table 6.5 gives the parameters used for the test
with a real signal.
Parameter Value
Latitude N 46.99385◦ (WGS-84 grid)
Longitude E 6.9405◦ (WGS-84 grid)
Start of test 02-Nov-2009 13:44:35
Duration of test up to 8 hours
Number of test runs 12
Table 6.5: Parameters for real signal test
As at least five satellites are required to perform a valid position fix, the
analysis of the results is stopped as soon as less than 5 satellites are tracked
by the software receiver. This happens normally after approximately 3
hours.
The superposition of the results of all 12 runs is given in Figure 6.10 while
the results of the TTFF measurements for all 12 runs are given in Table 6.6.
Maximum [s] Minimum [s] Average [s]
Time-to-first-fix 22.22 7.8 12.37
Table 6.6: Time-to-first-fix for real signal tests
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Figure 6.10: Real signal test: long time run
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The following observations can be made:
1. The position error distribution shows several linear behavior (dot-
ted black line on position error graph) coming from the multipath
components on the signal. Depending on the constellation, this error
moves the position, but always more or less on a straight line. This
effect can be seen more clearly if the results of only a single run is
analyzed.
2. The average position error is quite small (< 5 meters) which comes
again from the superposition of several constellations. But it shows
also that the software receiver performs well with real signals.
3. The average position bias over all runs tends to zero (see the time
plot of Figure 6.10).
4. After approximately 3 hours of run, the receiver lost all satellites,
except of 5. For this reason, the analysis of the measurements is
stopped.
6.4.3 Requirement tests
Post-processing mode
The main goal of this test is to evaluate the complexity of the software
receiver. This is done by measuring the computation time needed to post-
process one minute of saved data from a file.
The complete data file (≈ 650 MB) is first transfered from hard drive into
the RAM to eliminate the read access delay caused by the disk controller.
The software receiver then starts the processing of the data and the time
spent for both the acquisition and the tracking stages is measured. This
procedure is repeated with 1 up to 12 acquisition and tracking channels
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on different platforms with different processor types and architectures (see
Appendix D for details about the used platforms).
The time needed in the acquisition stage (for the post-FFT and the FFT
implementation) is shown in Figure 6.11 and Figure 6.12, while the time
needed in the tracking stage is shown in Figure 6.13.
The following observations can be made:
1. With the Intel Core 2 Duo CPU and for a 12 channel configuration,
the 60 seconds of data are post-processed in less than 8 seconds. This
makes the execution more than 7 times faster than real-time.
2. Real-time performance can be achieved with this architecture even
for the slowest CPU (Intel Atom N270) which processes all the data
in less than 25 seconds. This confirms the extremely fast execution of
the code and the efficiency of the implemented baseband algorithms
(batch processing).
3. The Intel Atom CPU builds on an architecture that is comparable
to the one from the Intel Pentium 4 processor. For a CPU frequency
that is two times smaller (1.6 ↔ 3.2 GHz), the processing time on
the Atom configuration is approximately multiplied by a factor of 2
with respect to the Pentium 4 execution time.
4. The AMD Athlon 2.21 GHz CPU is said to have roughly the same
performance as an Intel Pentium 4 CPU clocked at 3.7 GHz. This
statement can be verified from the figure.
5. The processing time shows an almost linear behavior with respect to
the number of channels.
6. The re-acquisition stage (Figure 6.12) is extremely fast as it is only
used to re-confirm the presence of the signal and the FFT is per-
formed on a single frequency bin (found by the acquisition stage).
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Figure 6.11: Requirement test: time of acquisition stage (post-FFT)
Figure 6.12: Requirement test: time of re-acquisition stage (FFT)
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Figure 6.13: Requirement test: time of tracking stage
CPU load and memory requirements
The main goal of this test is to measure the CPU load and the memory
requirements of the software receiver. For this reason, the code is launched
on different platforms and the CPU load and the memory requirements are
analyzed in detail. The software receiver is running with real data and the
USB framework is activated.
The input signal is coming from a Spirent GSS8000 simulator and 10 chan-
nels are used in the software receiver. The following results are obtained
for the different platforms: see Figure 6.14 – 6.17.
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Figure 6.14: Requirement test: CPU load and memory requirement
on an Intel Atom N270 platform
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Figure 6.15: Requirement test: CPU load and memory requirement
on Intel Mobile Core 2 Duo platform
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Figure 6.16: Requirement test: CPU load and memory requirement
on Intel Pentium 4 platform
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Figure 6.17: Requirement test: CPU load and memory requirement
on Intel Core 2 Duo Platform
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Table 6.7 summarizes the results.
CPU load [%] Memory [MB]
Acquisition Tracking Acquisition Tracking
Atom N270 54.29 40 5.4 4.3
Mobile Core 2 Duo 52.86 20 5.5 3.8
Pentium 4 50 15.15 5.5 4.2
Core 2 Duo 50 11 5.8 4.3
Table 6.7: Requirements test: overview of results
The tool ProcessExplorer from Microsoft was used for the measurements
[67]. A CPU load of 100% in the ProcessExplorer means that the software
receiver fully loads all available cores.
The FFTW library in the acquisition phase generates the highest CPU
load. As the FFTW library is not used with the multithreading option,
the load is not distributed to the different CPUs and therefore, a maximum
load of 50% is obtained.
6.5 Summary
This chapter described the different test performed with the software re-
ceiver and discussed the obtained results. It is important to keep in mind
that the software receiver was developed during this thesis with the goal
of finding a solution of a real-time capable implementation on a general
purpose microcontroller (thus, avoiding special instructions) and not of
providing a receiver with short acquisition time or high accuracy.
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The receiver was tested with simulated and real signals. This allowed giving
a statistical interpretation of the obtained results as well as showing the
behavior with real signals (including errors and multipath). Not only the
accuracy and the performance (i.e., TTFF) were measured, but also the
requirements in terms of CPU load and memory footprint.
The software receiver performed very well during the different tests. The
accuracy for a static and a dynamic position with simulated signals was
sufficient and even better than expected, given the fact that the receiver was
not optimized for precision (neither the tracking loops nor the navigation
solution). The accuracy of the position with real signals was decreased
as some multipath components were present and no mitigation techniques
have been implemented. The results of the TTFF measurements showed
no outstanding performance (for an aided receiver), but again, the goal of
the implementation was not a fast acquisition time. The different stages
(acquisition and tracking) have been verified successfully.
The more interesting and exciting results have been obtained for the re-
quirement tests. The implementation showed its real potential and per-
formance in the post-processing mode when one minute of raw data was
processed in less than 25 seconds (with 12 channels) on a current micro-
processor. This underlined the efficiency of the new batch-processing ar-
chitecture (even without optimizations of the code or using multiple cores).
The CPU load of the implemented solution was lower than expected (also
compared to commercial products) and allowed running the solution even
on a low-cost microprocessor. The memory footprint was really impressive
as the complete solution did not occupied more than 4.5 MB of RAM. This
was mainly due to the fact that no oversampled or pre-generated code or
carrier replicas have to be stored in the memory and everything was cal-
culated in real-time.

Chapter 7
Conclusion and Outlook
7.1 Conclusion
The overall aim of this work consisted in developing and implementing a
real-time capable software receiver on a general purpose microprocessor.
The term general purpose microprocessor implied that CPU specific func-
tions (like SIMD operations and the distribution on multiple cores) had to
be avoided as much as possible.
The main objectives were to:
1. Develop a new architecture and the associated algorithms optimized
for the implementation on a general purpose microprocessor;
2. Implement the new architecture and algorithms;
3. Build a software receiver prototype;
4. Validate and test the prototype.
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The development of the new architecture was introduced and explained in
Chapter 4. The solution avoided CPU specific instruction and entirely em-
ployed integer operations. The resulting architecture is completely based
on the work performed during the elaboration of this thesis. To be able
to propose a new solution for a GNSS software receiver, a thorough un-
derstanding of the receiver functions was required. Therefore, Chapter 2
was written with the idea to discuss and explain the different elements and
stages of a general GNSS receiver.
Chapter 3 was written to provide first a history and a general definition of
the term Software Receiver, as this expression caused and still causes often
confusion. Some of the main challenges of a software receiver were discussed
and explained later because it was difficult at the beginning to estimate
and identify them. The main part of the chapter was dedicated to the
description of existing solutions and their implementation, together with
an estimation of the needed computational load. The main contribution
was to gather the different solutions and to establish the comparison of the
computational load.
The final implementation of the proposed architecture of Chapter 4 was
described in detail in Chapter 5. This contained all the aspects needed
for a real-time capable software receiver, including the uninterrupted data
transmission and the baseband processing using the partial sum architec-
ture. The complete implementation was performed in the frame of this
thesis and started from scratch.
Chapter 6 presented the obtained results and performance of the final im-
plementation. The tests have been conducted with simulated and real
signals, measuring the accuracy (for a static and a dynamic position), the
computational load, and the memory requirements. The results have been
shortly discussed.
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The final performance and the requirements demonstrated that the pro-
posed architecture and algorithms are well suited for an implementation of
a real-time software receiver. The code was written directly based on the
presented architecture and no special optimizations have been applied (e.g.,
by measuring the execution time for the different functions with a profiler
and then optimizing the execution time). The aim of the work can there-
fore be considered as achieved and a software receiver was implemented on
a general purpose microprocessor.
7.2 Outlook
From the above discussion and from the notes in Chapter 5, several ame-
liorations can be seen (the points are not ordered by priority):
◦ Analysis of the code with a profiler and optimization of the most time-
consuming operations.
◦ Implementation of some functions or critical blocks in a low-level lan-
guage to reduce the number of needed operations.
◦ Decoupling of the different channels and handling of every channel in-
dividually to re-acquire lost and acquire new satellites during runtime.
◦ Eliminating the introduced error by summing up 8 samples per partial
sum (e.g., by using two partial sum vectors (one summing up 8 samples
and one summing up 7 samples) and take the correct partial sum).
◦ Decoding of the complete navigation message, including the detection
of the data-bit transition to extract the ephemeris data.
◦ Tuning of the tracking loops and discriminators to increase the receiver
sensitivity.
◦ Tuning of the acquisition stage to improve the acquisition time.
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◦ Exploiting all available system resources (e.g., multi-core system, opti-
mized operations, . . . ) by testing the host system at startup to improve
the execution time.
Finally, the concept of a software receiver will hopefully gain high interest
during the next few years as the available resources in mobile devices will
continuously increase and because the world of satellite navigation is in
fast change. Adaptions to the new signals and modulations can be easily
performed with a software receiver because “only” some lines of code have
to be changed. However, the argument of offering a low-cost solution could
be revoked in the next years as the current prices for hardware GNSS chips
and modules are still dropping.
Appendix A
Carrier-to-Noise Density
This appendix explains briefly some of the RF quantities and unities com-
monly used in discussion of GPS signal power levels. The carrier-to-noise
density ratio may not be familiar to those without experience in spread-
spectrum systems. Definitions for dBm, dBW, dB·Hz, C/N0 are given and
related to the more familiar signal-to-noise ratio (SNR).
A.1 Power in decibels (dBm, dBW)
Power can be expressed in decibels by forming the ration of the power
to a reference power level. Typical reference levels are one watt or one
milliwatt. A power level in decibel-milliwatts can be computed from a
power expressed in milliwatts as:
PdBm = 10 · log
(
PmW
1mW
)
(A.1)
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Similarly, power can be expressed in decibel-watts as:
PdBW = 10 · log
(
PW
1W
)
= 10 · log
(
PmW
1000mW
)
= 10 · log
(
1
1000 +
PmW
1mW
)
= −30 + 10 · log
(
PmW
1mW
)
= PdBm − 30
(A.2)
A.2 Signal-to-Noise Ratio (SNR)
The Signal-to-Noise Ratio (SNR) is defined as the signal power divided by
the noise power, with this ratio usually expressed in decibels. For a signal
power (S) and a noise power (N ) defined in common units of power, such
as watts or milliwatts, the SNR is:
SNR = 10 · log
(
S
N
)
(A.3)
If the units of power are already in common decibel units, such as dBW or
dBm, then
SNR = SdBm −NdBm = SdBW −NdBW . (A.4)
A.3 Thermal Noise
Since noise sources like thermal noise generate power in proportion of the
bandwidth of the system in question, a method of describing the power
level independent of the bandwidth is desirable. Power spectral density is
a measure of power in each unit of the bandwidth.
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Thermal noise has a constant power density. The power of thermal noise
generated is a function of the temperature and the noise bandwidth and
it is independent of the central frequency of that bandwidth. The noise
power spectral density for noise is k ·T , where k is the Boltzmann constant
and T is the absolute temperature. Boltzmann’s constant is the ratio of
the energy in a molecule to its temperature, where the units are joules per
degree Kelvin:
k = 1.38 · 10−23 JK (A.5)
We recall the Kelvin temperature scale is zero at absolute zero, where the
motion of the molecules stops. The Celsius temperature scale is shifted
such that the zero-point is the freezing point of water, but the step size of
a degree Celsius and a degree Kelvin is the same. Conversion between the
two can be made from the relationship: 0 ◦C = 273.15 K.
Ambient thermal noise is typically calculated at 294 K, or 20.85 ◦C. This
is the reference generally taken as the effective noise temperature on the
earth:
NT = k · T = 1.38 · 10−23 JK · 294 K = 4.06 · 10
−21 J (A.6)
This is an expression of the noise power spectral density in joules, a unit
of energy. Since a watt is a joule-per-second, the expression can also be
written as watts-per-hertz. Ambient thermal noise power spectral density
is then:
NT = 4.06 · 10−21 WHz = −204
dBW
Hz = −174
dBm
Hz (A.7)
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A.4 Carrier-to-Noise Density (C/N0)
The carrier-to-noise density is defined as the carrier power divided by the
noise power spectral density. To calculate the carrier-to-noise density then
for a GPS receiver operating at the thermal noise floor (N0 = NT ), the
carrier power is needed. The C/A code GPS signal specification [12] gives
a nominal value for the carrier power received at the surface of the earth,
specifying this to be at a power level of -160 dBW or above. Using this
carrier power and the thermal noise floor, the carrier-to-noise density can
be calculated as:
C
N0
= −160 dBW−204 dBW/Hz = 44 dB ·Hz (A.8)
Now, this value can be converted to a signal-to-noise ratio for the same
conditions, assuming a C/A code receiver bandwidth of 2 MHz. To con-
vert the carrier-to-noise density to the signal-to-noise ratio, the bandwidth
needs to be divided:
SNR = −160 dBW
2 · 106 Hz · (−204 dBWHz ) = −160 dBW−141 dBW = −19 dB (A.9)
This means that the signal is 19 dB below the noise power coming into the
receiver. It is only through de-spreading the C/A code that the signal can
be detected at all. After the signal is de-spread, it is filtered to a narrower
bandwidth. The decrease in bandwidth eliminates most of the noise which
is spread over the entire bandwidth, but leaves the signal. This is the
mechanism by which a processing gain is achieved in a spread-spectrum
receiver. A more complete description of the process gain can be found in
[68].
Appendix B
Phase-Locked Loops
This appendix explains the theory of the PLL, starting with the description
of the basic PLL, followed by the explication of a first and second order
PLL and concludes with the transformation from a continuous to a discrete
systems. More details can be found in [11].
B.1 Basic Phase-Locked Loop
The main purpose of a PLL is to adjust the frequency of a local oscillator to
match the frequency of the incoming signal. The structure of a basic PLL
is shown in Figure B.1, with (a) the time domain and (b) the s-domain
representation, which is obtained from the Laplace transform (as explained
later in this section).
The input signal is θi(t) and the output from the Voltage Controlled Os-
cillator (VCO) is θf (t). The phase comparator
∑
measures the phase
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VCO
LP
filter
F(s)
Figure B.1: Basic phase-locked loop (time- and s-domain)
difference of these two signals. The amplifier k0 represents the gain of the
phase comparator and the low-pass filter limits the noise in the loop. The
input voltage V0 to the VCO controls its output frequency, which can be
expressed as given in Equation B.1.
ω2(t) = ω0 + k1 · u(t) · V0 (B.1)
where ω0 is the center angular frequency of the VCO, k1 is the gain of the
VCO, and u(t) is a unit step function, which is defined in Equation B.2.
u(t) =
 0 for t < 01 for t > 0 (B.2)
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The phase angle can be obtained by integrating Equation B.1 and gives
the results as shown in Equation B.3.∫ t
0
ω2(t)dt = ω0 · t+ θf (t)
= ω0 · t+
∫ t
0
k1 · u(t) · V0 dt
where θf (t) =
∫ t
0
k1 · u(t) · V0 dt
(B.3)
The Laplace transform of θf (t) is given in Equation B.4.
θf (s) = V0(s) · k1
s
(B.4)
From Figure B.1 the Equation B.5 can be written.
Vc(s) = k0 · (s) = k0 · [θi(s)− θf (s)]
V0(s) = Vc(s) · F (s)
θf (s) = V0(s) · k1
s
(B.5)
From Equation B.5, the error function (s) and the input signal θi(s) can
be obtained, as given in Equation B.6.
(s) = θi(s)− θf (s) = Vc(s)
k0
= V0(s)
k0 · F (s)
= s · θf (s)
k0 · k1 · F (s)
θi(s) = θf (s) ·
(
1 + s
k0 · k1 · F (s)
) (B.6)
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The transfer function H(s) of the loop is defined as given in Equation B.7.
H(s) ≡ θf (s)
θi(s)
= k0 · k1 · F (s)
s+ k0 · k1 · F (s)
(B.7)
The error transfer function He(s) is defined as given in Equation B.8.
He(s) ≡ (s)
θi(s)
= θi(s)− θf (s)
θi(s)
= 1−H(s)
= s
s+ k0 · k1 · F (s)
(B.8)
The equivalent noise bandwidth is finally given in Equation B.9.
Bn =
∫ ∞
0
|H(j · ω)|2 df (B.9)
where ω is the angular frequency that is related to the frequency as given
in Equation B.10.
ω = 2 · pi · f (B.10)
In order to study the properties of the PLL, two different types of input
signals are generally used. The first type is a step function as given in
Equation B.11.
θi(t) = u(t)
or θi(s) =
1
s
(B.11)
Appendix B Phase-Locked Loops 227
The second type is a frequency modulated signal as given in Equation B.12.
θi(t) = ∆ω · t or θi(s) = ∆ω
s2
(B.12)
These two types of signals will be used for the discussion in the next two
sections.
B.2 First order Phase-Locked Loop
The definition of a first order PLL implies that the denominator of the
transfer function H(s) is a first order function of s. Equation B.13 gives
the filter function for this kind of PLL.
F (s) = 1 (B.13)
This is the simplest form of a PLL. For a unit step function input, the cor-
responding transfer function from Equation B.7 is given in Equation B.14.
H(s) = k0 · k1
s+ k0 · k1 (B.14)
The denominator of H(s) is a first order of s.
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The noise bandwidth can be found as given in Equation B.15.
Bn =
∫ ∞
0
(k0 · k1)2
ω2 + (k0 · k1)2 df
= (k0 · k1)
2
2 · pi ·
∫ ∞
0
1
ω2 + (k0 · k1)2 df
= (k0 · k1)
2
2 · pi · k0 · k1 · tan
−1
(
ω
k0 · k1
) ∣∣∣∞
0
= k0 · k14
(B.15)
With the input signal θi(s) = 1/s, the error function from Equation B.8
can be transformed into Equation B.16.
(s) = θi(s) ·He(s)
= 1
s+ k0 · k1
(B.16)
The steady-state error can be found from the final value theorem of the
Laplace transform, which can be stated as given in Equation B.17.
lim
t→∞ y(t) = lims→0 s · Y (s) (B.17)
Using Equation B.17, the final value of (t) from Equation B.16 can be
written as given in Equation B.18.
lim
t→∞ (t) = lims→0 s · (s)
= lim
s→0
s
s+ k0 · k1
= 0
(B.18)
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With the input function θi(s) = ∆ω/s2, the same calculations can be
applied and the error function is given in Equation B.19.
(s) = θi(s) ·He(s)
= ∆ω
s
· 1
s+ k0 · k1
(B.19)
The steady-state error for the frequency modulated signal input is given in
Equation B.20.
lim
t→∞ (t) = lims→0 s · (s)
= lim
s→0
∆ω
s+ k0 · k1
= ∆ω
k0 · k1
(B.20)
It is important to notice that this steady-state error is not equal to zero.
A large value of k0 · k1 can make this error small. However, from Equa-
tion B.15, the 3 dB bandwidth occurs at s = k0 · k1. Thus, a small final
value of (t) also means a large bandwidth, which contains more noise.
B.3 Second order Phase-Locked Loop
A second order PLL means that the denominator of the transfer function
H(s) is a second order function of s. One of the filters to make such a
second order phase-locked loop is given in Equation B.21.
F (s) = s · τ2 + 1
s · τ1 (B.21)
230 B.3. Second order Phase-Locked Loop
Substituting Equation B.21 into Equation B.7 gives the transfer function
as given in Equation B.22.
H(s) =
k0 · k1 · τ2 · s
τ1
+ k0 · k1
τ1
s2 + k0 · k1 · τ2 · s
τ1
+ k0 · k1
τ1
≡ 2 · ζ · ωn · s+ ω
2
s2 + 2 · ζ · ωn · s+ ω2n
(B.22)
where ωn is the natural frequency as expressed in Equation B.23.
ωn =
√
k0 · k1
τ1
(B.23)
and ζ the damping factor as expressed in Equation B.24.
2 · ζ · ωn = k0 · k1 · τ2
τ1
ζ = ωn · τ22
(B.24)
The damping ratio controls how fast the filter reaches its settle point and
how much overshoot the filter can have; a smaller settling time results in a
larger overshoot. Therefore, the choice of damping ratio is a compromise
between overshoot and settling time. A good value for the damping ratio
is ζ = 0.707 resulting in a filter that converges reasonably fast and does
not make a high overshoot.
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The noise bandwidth can be found as given in Equation B.25 [69].
Bn =
∫ ∞
0
|H(ω)|2 df
= ωn2 · pi ·
∫ ∞
0
1 +
(
2 · ζ · ωωn
)2
[
1−
(
ω
ωn
)2]2
+
(
2 · ζ · ωω2
)2 dω
= ωn2 · pi ·
∫ ∞
0
1 + 4 · ζ2 ·
(
ω
ωn
)2
(
ω
ωn
)4
+ 2 · (2 · ζ2 − 1) ·
(
ω
ωn
)2
+ 1
dω
= ωn2 ·
(
ζ + 14 · ζ
)
(B.25)
The mathematical development of this integration can be found in [11].
The error transfer function can be obtained from Equation B.8 and results
in Equation B.26.
He(s) = 1−H(s)
= s
2
s2 + 2 · ζ · ωn · s+ ω2n
(B.26)
Equation B.27 gives the error function for an input signal of θi(s) = 1/s.
(s) = s
s2 + 2 · ζ · ωn · s+ ω2n (B.27)
and the steady-state error is given in Equation B.28.
lim
t→∞ (t) = lims→0 s · (s)
= 0
(B.28)
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Equation B.29 gives the error function when the input is θi(s) = 1/s2.
(s) = 1
s2 + 2 · ζ · ωn · s+ ω2n
(B.29)
and the steady-state error is given in Equation B.30.
lim
t→∞ (t) = lims→0 s · (s)
= 0
(B.30)
In contrast to the first order loop, the steady-state error is zero for the
frequency-modulated signal. This means the second order loop is able to
track a modulated signal and returns the phase comparator characteristic
to the null point. For this reason, the conventional PLL in a GPS receiver
is usually a second order one.
A third order PLL can also be implemented but will not be discussed in
this document. For details about the digital implementation, please refer
to [10].
B.4 Transform from continuous to discrete
systems
In the previous sections, the discussion was based on continuous systems.
As a GNSS receiver works with digitized data, the continuous system has
to be changed into a discrete system. The transfer from the s-domain into
the discrete z-domain is done through the bilinear transform as given in
Appendix B Phase-Locked Loops 233
Equation B.31.
s = 2
ts
· 1− z
−1
1 + z−1
(B.31)
where ts is the sampling interval.
Equation B.31 can be substituted into Equation B.21 and the filter function
in the z-domain is given in Equation B.32.
F (z) = C1 +
C2
1− z−1
= (C1 + C2)− C1 · z
−1
1− z−1
where C1 =
2 · τ2 − t2
2 · τ1
C2 =
ts
τ1
(B.32)
This discrete loop filter is depicted in Figure B.2.
input output
Figure B.2: Discrete loop filter
The VCO in the PLL is replaced by a direct digital frequency synthesizer
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and its transfer function N(z) can be used to replace the result in Equa-
tion B.5 as given in Equation B.33.
N(z) = θf (z)
V0(z)
≡ k1 · z
−1
1− z−1
(B.33)
Using the same approach as in Equation B.8, the transfer function H(z)
can be written as given in Equation B.34.
H(z) = θf (z)
θi(z)
= k0 · F (z) ·N(z)1 + k0 · F (z) ·N(z)
(B.34)
Substituting the results from Equation B.32 and Equation B.33 into Equa-
tion B.34, the result can be written as given in Equation B.35.
H(z) = k0 · k1 · (C1 + C2) · z
−1 − k0 · k1 · C1 · z−2
1 + [k0 · k1 · (C1 + C2)− 2] · z−1 + (1− k0 · k1 · C1) · z−2 (B.35)
By applying bilinear transform (Equation B.31) to Equation B.22, the
result can be written as given in Equation B.36.
H(z) =
(
4 · Ξ + Ω2)+ 2 · Ω2 · z−1 + (Ω2 − 4 · Ξ) · z−2
(4 + 4 · Ξ + Ω2) + (2 · Ω2 − 8) · z−1 + (4− 4 · Ξ + Ω2) · z−2
where Ω = ωn · ts
Ξ = ζ · Ω = ζ · ωn · ts
(B.36)
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By equating the denominator polynomials in the above two equations, C1
and C2 can be found as given in Equation B.37.
C1 =
1
k0 · k1 ·
8 · ζ · ωn · ts
4 + 4 · ζ · ωn · ts + (ωn · ts)2
C2 =
1
k0 · k1 ·
4 · (ωn · ts)2
4 + 4 · ζ · ωn · ts + (ωn · ts)2
(B.37)

Appendix C
Signal description
baseband architectures
This appendix contains the signal description and the mathematical de-
velopment for the carrier removal process in the real and in the complex
baseband architecture, as described in Section 3.7.1.
Most of the calculations are based on the relations given in Equation C.1.
sin(α) · sin(β) = 12 · [cos(α− β)− cos(α+ β)]
cos(α) · cos(β) = 12 · [cos(α− β) + cos(α+ β)]
sin(α) · cos(β) = 12 · [sin(α− β) + sin(α+ β)]
sin(−α) = − sin(α)
(C.1)
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To simplify the notation of the following equations, the variables as defined
in Table C.1 are used.
Variable Description
ACA Amplitude of the signal ACA =
√
2 · PCA · (C(t)⊗D(t))
PCA Power of the C/A signal
C(t) C/A code sequence
D(t) Navigation data sequence
∆ω Difference between IF and carrier frequency∆ω = ωif − ωcar
Σω Sum of IF and carrier frequencyΣω = ωif + ωcar
∆φ Difference between IF and carrier phase∆φ = φif − φcar
Σφ Sum of IF and carrier phaseΣφ = φif + φcar
Table C.1: Variables for carrier and Doppler removal in real and
complex architecture
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C.1 Real baseband architecture
The real baseband architecture is shown in Figure 3.4, together with the
notation of the different signal branches. By analyzing the architecture,
the signal description in Equation C.2 can be found.
I = ACA · cos(ωif · t+ φif )
II = I · cos(ωcar · t+ φcar)
= ACA · cos(ωif · t+ φif ) · cos(ωcar · t+ φcar)
= ACA2 ·
[
cos
(
(ωif − ωcar) · t+ φif − φcar
)
+
cos
(
(ωif + ωcar) · t+ φif + φcar
)]
= ACA2 ·
[
cos (∆ω · t+ ∆φ) + cos(Σω · t+ Σφ)
]
IQ = I · sin(ωcar · t+ φcar)
= ACA · cos(ωif · t+ φif ) · sin(ωcar · t+ φcar)
= ACA2 ·
[
sin
(
(ωcar − ωif ) · t+ φcar − φif
)
+
sin
(
(ωif + ωcar) · t+ φif + φcar
)]
= −ACA2 ·
[
sin(∆ω · t+ ∆φ) + sin(Σω · t+ Σφ)
]
(C.2)
The amplitude in the two different branches (and therefore in the accumu-
lators) is reduced by a factor 1/2. This means that each of the accumulator
receives only half of the inital amplitude of the incoming signal.
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C.2 Complex baseband architecture
The complex baseband architecture is shown in Figure 3.5, together with
the notation of the different signal branches. By analyzing the architecture,
the signal description in Equations C.3 – C.4 can be found.
I = ACA · cos(ωif · t+ φif )
II = I · cos(ωcar · t+ φcar)
= ACA · cos(ωif · t+ φif ) · cos(ωcar · t+ φcar)
= ACA2 ·
[
cos
(
(ωif − ωcar) · t+ φif − φcar
)
+
cos
(
(ωif + ωcar) · t+ φif + φcar
)]
= ACA2 ·
[
cos (∆ω · t+ ∆φ) + cos(Σω · t+ Σφ)
]
IQ = I · sin(ωcar · t+ φcar)
= ACA · cos(ωif · t+ φif ) · sin(ωcar · t+ φcar)
= ACA2 ·
[
sin
(
(ωcar − ωif ) · t+ φcar − φif
)
+
sin
(
(ωif + ωcar) · t+ φif + φcar
)]
= A2CA
·
[
− sin(∆ω · t+ ∆φ) + sin(Σω · t+ Σφ)
]
(C.3)
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Q = ACA · sin(ωif · t+ φif )
QI = I · cos(ωcar · t+ φcar)
= ACA · sin(ωif · t+ φif ) · cos(ωcar · t+ φcar)
= ACA2 ·
[
sin
(
(ωif − ωcar) · t+ φif − φcar
)
+
sin
(
(ωif + ωcar) · t+ φif + φcar
)]
= ACA2 ·
[
sin (∆ω · t+ ∆φ) + sin(Σω · t+ Σφ)
]
QQ = I · sin(ωcar · t+ φcar)
= ACA · sin(ωif · t+ φif ) · sin(ωcar · t+ φcar)
= ACA2 ·
[
cos
(
(ωif − ωcar) · t+ φif − φcar
)−
cos
(
(ωif + ωcar) · t+ φif + φcar
)]
= ACA2 ·
[
cos(∆ω · t+ ∆φ)− cos(Σω · t+ Σφ)
]
(C.4)
After combining the real and imaginary part, the term given in Equa-
tion C.5 is obtained.
II +QQ = ACA · cos(∆ω · t+ ∆φ)
QI − IQ = ACA · sin(∆ω · t+ ∆φ)
(C.5)
In comparison with Equation C.2, the whole amplitude A of the original
incoming signal is used in the accumulators and the high frequency com-
ponents (with the terms Σω and Σφ) are automatically canceled.

Appendix D
Platform specifications
This appendix describes the specifications for the different platforms that
have been used for testing and evaluating the software receiver.
D.1 Asus EeePC 1000H (Notebook)
Component Description
CPU type Intel Atom N270, 1.6 GHz
CPU original clock speed 1600 MHz
CPU L1 code cache 32 kB
CPU L2 cache 512 kB (on-Die, ATC, full-speed)
System memory 2048 MB
Disk drive Seagate ST9160827AS (150 GB, IDE)
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D.2 Dell Latitude D430 (Notebook)
Component Description
CPU type Mobile Intel Core 2 Duo (Merom-2M)
CPU original clock speed 1200 MHz
CPU L1 code cache 32 kB per core
CPU L1 data cache 32 kB per core
CPU L2 cache 2 MB (on-Die, ASC, full-speed)
System memory 2048 MB
System memory speed 533 MHz
Disk drive Samsung PZA032 SSD (32 GB, IDE)
D.3 Dell Precision 380 (Single core desktop)
Component Description
CPU type Intel Pentium 4 640 (Prescott-2M)
CPU original clock speed 3200 MHz
CPU L1 trace cache 12 kB instructions
CPU L1 data cache 16 kB
CPU L2 cache 2 MB (on-Die, ECC, ATC, full-speed)
System memory 1024 MB
System memory speed 533 MHz
Disk drive WD, WD800JD-75JNC0 (74 GB, IDE)
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D.4 Dell Precision 380 (Dual core desktop)
Component Description
CPU type Intel Core 2 Duo E6700 (Conroe)
CPU original clock speed 2667 MHz
CPU L1 code cache 32 kB per core
CPU L1 data cache 32 kB per core
CPU L2 cache 4 MB (on-Die, ASC, full-speed)
System memory 2048 MB
System memory speed 667 MHz
Disk drive 2x WD Raptor (74 GB, S-ATA, RAID0)
D.5 Custom made PC (Single core desktop)
Component Description
CPU type AMD Athlon 64 3700+ (Core San Diego)
CPU original clock speed 2210 MHz
CPU L2 cache 2 MB
System memory 1024 MB
Disk drive 2x WD Raptor (36 GB, IDE, RAID0)
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